{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T19:17:32Z","timestamp":1672600652694},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tc.2014.2308185","type":"journal-article","created":{"date-parts":[[2014,2,25]],"date-time":"2014-02-25T19:01:15Z","timestamp":1393354875000},"page":"995-1014","source":"Crossref","is-referenced-by-count":5,"title":["ICCI: In-Cache Coherence Information"],"prefix":"10.1109","volume":"64","author":[{"given":"Antonio","family":"Garcia-Guirado","sequence":"first","affiliation":[{"name":"Departamento de Ingeniería y Tecnología de Computadores, Universidad de Murcia, Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Fernandez-Pascual","sequence":"additional","affiliation":[{"name":"Departamento de Ingeniería y Tecnología de Computadores, Universidad de Murcia, Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose M.","family":"Garcia","sequence":"additional","affiliation":[{"name":"Departamento de Ingeniería y Tecnología de Computadores, Universidad de Murcia, Murcia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"ref38","first-page":"1","article-title":"Utilizing Shared Data in Chip Multiprocessors with the Nahalal Architecture","author":"guz et\ufffdal","year":"2008","journal-title":"Proc 20th Ann Symp Parallelism in Algorithms and Architectures (SPAA)"},{"key":"ref33","author":"guz et\ufffdal","year":"2006","journal-title":"Nahalal Memory Organization for Chip Multiprocessors"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669143"},{"key":"ref31","author":"oh","year":"2010"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128064"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1145\/1854273.1854331","article-title":"SWEL: Hardware cache coherence protocols to map shared data onto shared caches","author":"pugsley","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000076"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771777"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"ref28","first-page":"469","article-title":"McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures","author":"li et\ufffdal","year":"2009","journal-title":"Proc 42nd Ann IEEE\/ACM Int?l Symp Microarchitecture (MICRO)"},{"key":"ref27","article-title":"Choosing the DRAM with Complex System Considerations","author":"legler","year":"2012","journal-title":"Proc Embedded Systems Conf"},{"key":"ref29","first-page":"1","article-title":"Supporting Efficient Collective Communication in NoCs","author":"ma et\ufffdal","year":"2012","journal-title":"Proc IEEE 18th Int?l Symp High-Performance Computer Architecture (HPCA)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.102"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"ref23","first-page":"190","article-title":"Pin: Building Customized Program Analysis tools with Dynamic Instrumentation","author":"luk et\ufffdal","year":"2005","journal-title":"Proc ACM SIGPLAN Conf Programming Language Design and Implementation (PLDI)"},{"key":"ref26","first-page":"38","article-title":"A 1.2V 30nm 3.2Gb\/s\/pin 4Gb DDR4 SDRAM with Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme","author":"sohn et\ufffdal","year":"2012","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1577129.1577133"},{"key":"ref50","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1145\/1854273.1854294","article-title":"SPACE: Sharing pattern-based directory coherence for multicore scalability","author":"zhao","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854291"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/384286.264206","article-title":"The SGI Origin: A ccNUMA Highly Scalable Server","author":"laudon et\ufffdal","year":"1997","journal-title":"Proc 24th Ann Int?l Symp Computer Architecture (ISCA)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.55503"},{"key":"ref13","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref14","year":"0"},{"key":"ref15","article-title":"Technology Insight: Intel Next Generation Microarchitecture Code Name Haswell","author":"piazza et\ufffdal","year":"2012","journal-title":"Proc Intel Developer Forum"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746227"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477491"},{"key":"ref18","first-page":"211","article-title":"An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches","author":"kim et\ufffdal","year":"2002","journal-title":"Proc Int l Conf Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"ref19","first-page":"261","article-title":"Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System","author":"molka et\ufffdal","year":"2009","journal-title":"Proc 18th Int?l Conf Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1145\/2370816.2370860","article-title":"Introducing Hierarchy-Awareness in Replacement and Bypass Algorithms for Last-Level Caches","author":"mainak chaudhuri","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5212"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"ref7","first-page":"312","article-title":"Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes","author":"gupta et\ufffdal","year":"1990","journal-title":"Proc Int Conf Parallel Process (ICPP)"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5238"},{"key":"ref46","first-page":"231","article-title":"Practically Private: Enabling High Performance CMPs through Compiler-Assisted Data Classification","author":"li et\ufffdal","year":"2012","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref45","first-page":"181","article-title":"An Analytical Model to Study Optimal Area Breakdown between Cores and Caches in a Chip Multiprocessor","author":"oh et\ufffdal","year":"2009","journal-title":"Proc IEEE CS Ann Symp VLSI (ISVLSI)"},{"key":"ref48","first-page":"376","article-title":"Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy","author":"kumar et\ufffdal","year":"2012","journal-title":"Proc 45th Ann IEEE\/ACM Int?l Symp Microarchitecture (MICRO)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1145\/1854273.1854332","article-title":"ATAC: A 1000-core cache-coherent processor with on-chip optical network","author":"kurian","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859642"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1837853.1693482"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189219"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7056411\/06747961.pdf?arnumber=6747961","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,18]],"date-time":"2022-06-18T02:33:16Z","timestamp":1655519596000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6747961\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":53,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2308185","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}