{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,30]],"date-time":"2026-09-30T21:28:29Z","timestamp":1790803709061,"version":"4.1.0"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006013","name":"United Arab Emirates University","doi-asserted-by":"publisher","award":["31T006"],"award-info":[{"award-number":["31T006"]}],"id":[{"id":"10.13039\/501100006013","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,5,1]]},"DOI":"10.1109\/tc.2014.2315633","type":"journal-article","created":{"date-parts":[[2014,4,14]],"date-time":"2014-04-14T18:01:28Z","timestamp":1397498488000},"page":"1217-1229","source":"Crossref","is-referenced-by-count":15,"title":["Accurate and Efficient Estimation of Logic Circuits Reliability Bounds"],"prefix":"10.1109","volume":"64","author":[{"given":"Walid","family":"Ibrahim","sequence":"first","affiliation":[{"name":"College of Information Technology, Al Ain, Abu Dhabi, UAE"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marwa","family":"Shousha","sequence":"additional","affiliation":[{"name":"Department of Systems and Computer Engineering, Ottawa, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John W.","family":"Chinneck","sequence":"additional","affiliation":[{"name":"Department of Systems and Computer Engineering, 1125 Colonel By Drive, Ottawa, ON K1S 5B6, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref38","year":"0"},{"key":"ref33","first-page":"395","article-title":"Towards accurate and efficient\n reliability modeling of nanoelectronic circuits","author":"taylor","year":"0","journal-title":"Proc IEEE Conf Nanotechnol"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297674"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.27"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.915203"},{"key":"ref37","first-page":"60","article-title":"A transistor-level stochastic approach\n for evaluating the reliabiltiy of digital nanometric CMOS circuits","author":"chen","year":"0","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2176123"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2011.2161032"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.154"},{"key":"ref28","first-page":"78","article-title":"Probability analysis of combination\n systems and their reliability","volume":"6","author":"levin","year":"1964","journal-title":"Eng Cyber"},{"key":"ref27","first-page":"699","article-title":"How much input vectors affect nano-circuit\n reliability estimates","author":"ibrahim","year":"0","journal-title":"Proc IEEE Conf Nanotechnol"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.909262"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.884585"},{"key":"ref20","first-page":"247","article-title":"Faults, error bounds and reliability of\n nanoelectronic circuits","author":"han","year":"0","journal-title":"Proc Int Conf Appl -Specific Syst Arch Processors"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751833"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.46"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785497"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364503"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2059036"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851289"},{"key":"ref50","author":"haupt","year":"1998","journal-title":"Practical Genetic Algorithms"},{"key":"ref51","author":"wall","year":"0","journal-title":"GAlib A C++ Library of Genetic Algorithm Components"},{"key":"ref10","year":"0"},{"key":"ref11","year":"0"},{"key":"ref40","first-page":"423","article-title":"Understanding LER-induced statistical\n variability: A 35000 sample 3D simulation study","author":"reid","year":"0","journal-title":"Proc European Solid State Device Research Conf"},{"key":"ref12","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2007.903188"},{"key":"ref14","article-title":"On computing nano-architectures using unreliable nano-devices","author":"beiu","year":"2007","journal-title":"Handbook of Nano and Molecular Electronics"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/50020.50062"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TR.1987.5222336"},{"key":"ref17","author":"kwiatkowska","year":"0","journal-title":"Symbolic model checking of concurrent probabilistic systems using MTBDDs and simplex"},{"key":"ref18","author":"lazarova-molnar","year":"2005","journal-title":"The proxel-based method Formalisation analysis and applications"},{"key":"ref19","first-page":"59","article-title":"Evaluating circuit reliability under\n probabilistic gate-level fault models","author":"patel","year":"0","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref4","article-title":"Vincentelli, limitations and\n challenges for computer-aided design technology for CMOS VLSI","author":"bryant","year":"0","journal-title":"Proc IEEE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.9"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/science.293.5537.2044"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref49","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.807392"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915216"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/11548669_60"},{"key":"ref45","author":"pearl","year":"1988","journal-title":"Probabilistic Reasoning in Intelligent Systems Networks of Plausible Inference"},{"key":"ref48","first-page":"110","author":"russel","year":"2003","journal-title":"Articial Intelligence A Modern Approach"},{"key":"ref47","author":"cooper","year":"1987"},{"key":"ref42","author":"neapolitan","year":"2004","journal-title":"Learning Bayesian Networks"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3502-4"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref43","year":"0"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7079452\/06797873.pdf?arnumber=6797873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T14:45:56Z","timestamp":1655304356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6797873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,1]]},"references-count":51,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2315633","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5,1]]}}}