{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:51:54Z","timestamp":1784645514173,"version":"3.55.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,4,1]]},"DOI":"10.1109\/tc.2014.2315641","type":"journal-article","created":{"date-parts":[[2014,4,3]],"date-time":"2014-04-03T18:03:17Z","timestamp":1396548197000},"page":"1208-1214","source":"Crossref","is-referenced-by-count":32,"title":["A Post-Synthesis Optimization Technique for Reversible Circuits Exploiting Negative Control Lines"],"prefix":"10.1109","volume":"64","author":[{"given":"Kamalika","family":"Datta","sequence":"first","affiliation":[{"name":"Department of Information Technology, Indian Institute of Engineering Science and Technology, Shibpur, Howrah 711103, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Indranil","family":"Sengupta","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur 721302, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[{"name":"Department of Information Technology, Indian Institute of Engineering Science and Technology, Shibpur, Howrah 711103, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:20031202"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2006.1688606"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847911"},{"key":"ref13","first-page":"567","article-title":"NCV realization of MCT gates with mixed\n controls","author":"maslov","year":"0","journal-title":"in Proc Pacific Rim Conf Commun Comput Signal Process"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2012.81"},{"key":"ref15","author":"nielsen","year":"2000","journal-title":"Quantum Computation and Quantum Information"},{"key":"ref16","first-page":"83","article-title":"Mapping a multiple-control Toffoli gate\n cascade to an elementary quantum gate circuit","volume":"18","author":"sasanian","year":"2012","journal-title":"Multiple-Valued Logic Soft Comput"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811448"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29517-1_6"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491754"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38986-3_17"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature10872"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1364\/ON.11.2.000011"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017215"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.12.006"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629984"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.21236\/ADA082021"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2012.71"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7056411\/06782689.pdf?arnumber=6782689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T14:54:13Z","timestamp":1655304853000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6782689\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4,1]]},"references-count":24,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2315641","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4,1]]}}}