{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T10:30:48Z","timestamp":1771065048529,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2014]]},"DOI":"10.1109\/tc.2014.2329683","type":"journal-article","created":{"date-parts":[[2014,6,19]],"date-time":"2014-06-19T16:45:34Z","timestamp":1403196334000},"page":"1-1","source":"Crossref","is-referenced-by-count":14,"title":["Unified Mitchell-based Approximation for Efficient Logarithmic Conversion Circuit"],"prefix":"10.1109","member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1146705"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref31","first-page":"349","article-title":"Some changes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"ref30","article-title":"Tesla C2075 companion processor","year":"0"},{"key":"ref37","first-page":"468","article-title":"An automatic hardware generator for special arithmetic functions using various ROM-based approximation approaches","author":"hsiao","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616809"},{"key":"ref35","article-title":"Parallel-prefix structures for binary and modulo {2n ?1, 2n, 2n+1} adders","author":"chen","year":"2008"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206491"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008004523235"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.54"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.43"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003481"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264080"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/T-C.1970.222874","article-title":"generation of products and quotients using approximate binary logarithms for digital filtering applications","volume":"c 19","author":"hall","year":"1970","journal-title":"IEEE Transactions on Computers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1999.867287"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1244940"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.882887"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1959.5222693"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465722"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009477"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2025803"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005816"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.190"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.127"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.169"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9318"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.795125"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/101.950050"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.12"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2035270"},{"key":"ref21","first-page":"1","article-title":"FPGA design and implementation of an improved 32-bit binary logarithm converter","author":"li","year":"2008","journal-title":"Proc 4th Int Conf Wireless Commun Netw Mobile Comput"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164159"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2081387"},{"key":"ref26","first-page":"27","article-title":"Convergence analysis of Jacobi iterative method using logarithmic number system","author":"huang","year":"2008","journal-title":"Proc 7th IEEE\/ACIS Int Conf Comput Inf Sci"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2222813"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7104223\/06827921.pdf?arnumber=6827921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:57Z","timestamp":1642005717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6827921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2329683","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2014]]}}}