{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:17:17Z","timestamp":1763457437535},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2014]]},"DOI":"10.1109\/tc.2014.2329687","type":"journal-article","created":{"date-parts":[[2014,7,11]],"date-time":"2014-07-11T18:41:20Z","timestamp":1405104080000},"page":"1-1","source":"Crossref","is-referenced-by-count":11,"title":["A Scalable Formal Debugging Approach with Auto-Correction Capability based on Static Slicing and Dynamic Ranking for RTL Datapath Designs"],"prefix":"10.1109","author":[{"given":"Bijan","family":"Alizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Payman","family":"Behnam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Somayeh","family":"Sadeghi-kohan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.10.002"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/54.895006"},{"key":"ref10","first-page":"13","article-title":"Improved design debugging using maximum satisfiability","author":"safarpour","year":"0","journal-title":"Proc Formal Methods in Computer-Aided Design"},{"key":"ref11","first-page":"91","article-title":"Automated error localization and correction for imperative programs","author":"konighofer","year":"0","journal-title":"Proc Formal Methods in Computer-Aided Design"},{"key":"ref12","first-page":"30","article-title":"Verification and fault localization for VHDL programs","volume":"2","author":"bloem","year":"2002","journal-title":"J Telematics Eng Soc"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009163"},{"key":"ref14","first-page":"1","article-title":"RTL error diagnosis using a word-level SAT-solver","author":"mirzaeian","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICST.2010.66"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.587742"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0022-314X(74)90031-6"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"608","DOI":"10.1109\/TSE.2006.83","article-title":"Using mutation analysis for assessing and comparing testing coverage criteria","volume":"32","author":"namin","year":"2006","journal-title":"IEEE Trans Softw Eng"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s000170050003"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2011.6114160"},{"key":"ref4","first-page":"129","article-title":"Automatic merge-point detection for sequential equivalence checking of system-level and RTL descriptions","author":"alizadeh","year":"0","journal-title":"Proc 5th Int Conf Autom Technol Verification Anal"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.995022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165043"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907257"},{"key":"ref29","first-page":"5","article-title":"Assertion-based verification: Industry myths to realities (invited tutorial)","author":"foster","year":"0","journal-title":"Proc 20th Int Conf Comput Aided Verification"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059271"},{"key":"ref8","first-page":"77","article-title":"Using unsatisfiable cores to debug multiple design errors","author":"s\u00fclflow","year":"0","journal-title":"Proc ACM Great Lake Symposium on Very Large Scale Integration"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"ref2","first-page":"65","article-title":"Automatic error diagnosis and correction for RTL designs","author":"chang","year":"0","journal-title":"Proc IEEE Int High Level Des Validation Test Workshop"},{"key":"ref9","first-page":"240","article-title":"A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test","author":"mangassarian","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Des"},{"key":"ref1","author":"rashinkar","year":"2000","journal-title":"System-On-A-Chip Verification Methodology and Techniques"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1984.5010248"},{"key":"ref22","first-page":"1","article-title":"Combining dynamic slicing and mutation operators for ESL correction","author":"repinski","year":"0","journal-title":"Proc 17th IEEE Euro Test Symp"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(88)90054-3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2012.6418244"},{"key":"ref23","first-page":"5682","article-title":"Estimating likelihood of correctness for error candidates to assist debugging faulty HDL designs","author":"jiang","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref26","first-page":"196","article-title":"Solver technology for system-level to RTL equivalence checking","author":"koelbl","year":"0","journal-title":"Proc Des Autom Test Eur"},{"key":"ref25","first-page":"15","article-title":"A canonical and compact hybrid word-boolean representation as a formal model for hardware\/software co-designs","author":"alizadeh","year":"0","journal-title":"Proc 5th Workshop Constraints Formal Verification"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7104223\/06853340.pdf?arnumber=6853340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:57Z","timestamp":1642005717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853340\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2329687","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2014]]}}}