{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T14:46:05Z","timestamp":1648824365851},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2014]]},"DOI":"10.1109\/tc.2014.2339819","type":"journal-article","created":{"date-parts":[[2014,7,17]],"date-time":"2014-07-17T18:26:59Z","timestamp":1405621619000},"page":"1-1","source":"Crossref","is-referenced-by-count":3,"title":["Adaptive Selection of Cache Indexing Bits for Removing Conflict Misses"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Ros","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Polychronis","family":"Xekalakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Cintra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"SPEC CPU2006","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333674"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501190"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232986"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717450"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165153"},{"key":"ref16","first-page":"544","article-title":"The v-way cache: Demand based associativity via global replacement","author":"qureshi","year":"0","journal-title":"Proc 32nd Int Symp Comput Archit"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"key":"ref18","first-page":"155","article-title":"Balanced cache: Reducing conflict misses of direct-mapped caches","author":"zhang","year":"0","journal-title":"Proc 33rd Int Symp Comput Archit"},{"key":"ref19","first-page":"364","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"0","journal-title":"Proc of the 17th Int Symp on Comp Arch"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124715"},{"key":"ref4","first-page":"240","article-title":"Capturing dynamic memory reference behavior with adaptive cache topology","author":"peir","year":"0","journal-title":"Proc 6th Int Conf Archit Support Program Lang Oper Syst"},{"key":"ref27","article-title":"Cacti 6.0","author":"muralimanohar","year":"2009"},{"key":"ref3","first-page":"288","article-title":"Using prime numbers for cache indexing to eliminate conflict misses","author":"kharbutli","year":"0","journal-title":"Proc 11th Int Symp High-Perform Comput Archit"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021601"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"ref5","first-page":"76","article-title":"Eliminating cache conflict misses through XOR-based placement functions","author":"gonz\u00e1lez","year":"0","journal-title":"Proc 11th Int Conf Supercomputing"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/12.381947","article-title":"Effective hardware-based data prefetching for high-performance processors","volume":"44","author":"baer","year":"1995","journal-title":"IEEE Trans Comput"},{"key":"ref7","first-page":"875","article-title":"Improved indexing for cache miss reduction in embedded systems","author":"givargis","year":"0","journal-title":"Proc 40th Des Autom Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391546"},{"key":"ref9","first-page":"529","article-title":"Adaptive line placement with the set balancing cache","author":"rol\u00e1n","year":"0","journal-title":"Proc 42nd IEEE\/ACM Int Symp Microarchit"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.16187"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336215"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/40.621212"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/278677.278689"},{"key":"ref24","first-page":"240","article-title":"Cache decay: Exploiting generational behavior to reduce cache leakage power","author":"kaxiras","year":"0","journal-title":"Proc 28th Ann Int Symp Comput Arch"},{"key":"ref23","article-title":"Programmable circuit optionally configurable as a lookup table or a wide multiplexer","author":"chaudhary","year":"2006"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet&#x2019;s general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"Comput Archit News"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7104223\/06858026.pdf?arnumber=6858026","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:57Z","timestamp":1642005717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6858026\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2339819","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2014]]}}}