{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:44:50Z","timestamp":1759146290069},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,7,1]]},"DOI":"10.1109\/tc.2014.2346182","type":"journal-article","created":{"date-parts":[[2014,8,7]],"date-time":"2014-08-07T18:35:33Z","timestamp":1407436533000},"page":"2092-2097","source":"Crossref","is-referenced-by-count":18,"title":["Non-Binary Orthogonal Latin Square Codes for a Multilevel Phase Charge Memory (PCM)"],"prefix":"10.1109","volume":"64","author":[{"given":"Kazuteru","family":"Namba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873229"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2109965"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173236"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2052640"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1145\/2765491.2765506","article-title":"Macromodeling a phase change memory (PCM) cell by HSPICE","author":"junsangsri","year":"2012","journal-title":"2012 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) NANOARCH"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2002.1023701"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2010.091310.090327"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1201\/9781420049954","author":"colbourn","year":"1996","journal-title":"The CRC Handbook of Combinatorial Designs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.888752"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.860642"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.2825650"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2095502"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783773"},{"key":"ref7","author":"lin","year":"2004","journal-title":"Error Control Coding"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.860645"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724687"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0390"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7118804\/06873246.pdf?arnumber=6873246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,13]],"date-time":"2022-04-13T22:21:33Z","timestamp":1649888493000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6873246\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,1]]},"references-count":20,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2346182","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2015,7,1]]}}}