{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:59:03Z","timestamp":1740131943435,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/EU.html"}],"funder":[{"DOI":"10.13039\/501100003329","name":"MINECO","doi-asserted-by":"publisher","award":["TIN2012-38341-C04-01"],"award-info":[{"award-number":["TIN2012-38341-C04-01"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,7,1]]},"DOI":"10.1109\/tc.2014.2346185","type":"journal-article","created":{"date-parts":[[2014,8,7]],"date-time":"2014-08-07T14:35:33Z","timestamp":1407422133000},"page":"1884-1897","source":"Crossref","is-referenced-by-count":11,"title":["Design of Hybrid Second-Level Caches"],"prefix":"10.1109","volume":"64","author":[{"given":"Alejandro","family":"Valero","sequence":"first","affiliation":[]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Lopez","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Duato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.031"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000094"},{"year":"0","key":"ref11"},{"key":"ref12","first-page":"297","article-title":"Analyzing the optimal percentage of SRAM banks in hybrid caches","author":"valero","year":"0","journal-title":"Proc 30th IEEE Int Conf Computer Communications"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501190"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/74926.74941","article-title":"Inexpensive implementations of set-associativity","volume":"17","author":"e","year":"1989","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"journal-title":"CACTI 5 1","year":"2008","author":"thoziyoor","key":"ref17"},{"journal-title":"DRAM Circuit Design Fundamental and High-Speed Topics","year":"2008","author":"keeth","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2142202"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"639","DOI":"10.1147\/rd.516.0639","article-title":"IBM POWER6 microarchitecture","volume":"51","author":"q","year":"2007","journal-title":"IBM J Res Develop"},{"key":"ref27","first-page":"148","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"0","journal-title":"Proc 29th IEEE Ann Int Symp Comput Arch"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1147\/rd.491.0145","article-title":"Logic-based eDRAM: Origins and rationale for use","volume":"49","author":"e","year":"2005","journal-title":"IBM J Res Develop"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669140"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1147\/rd.461.0005","article-title":"POWER4 system microarchitecture","volume":"46","author":"m","year":"2002","journal-title":"IBM J Res Develop"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2011.6152738"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815967"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366204"},{"year":"0","key":"ref25"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7118804\/06873271.pdf?arnumber=6873271","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:53:32Z","timestamp":1641988412000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6873271\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,1]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2346185","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2015,7,1]]}}}