{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T15:40:24Z","timestamp":1762875624274,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003621","name":"ICT R&D program of MSIP\/IITP","doi-asserted-by":"publisher","award":["10041313"],"award-info":[{"award-number":["10041313"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation","doi-asserted-by":"publisher","award":["2011-0005378"],"award-info":[{"award-number":["2011-0005378"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,7,1]]},"DOI":"10.1109\/tc.2014.2349503","type":"journal-article","created":{"date-parts":[[2014,8,19]],"date-time":"2014-08-19T18:24:08Z","timestamp":1408472648000},"page":"1927-1939","source":"Crossref","is-referenced-by-count":13,"title":["Filter Data Cache: An Energy-Efficient Small L0 Data Cache Architecture Driven byMiss Cost Reduction"],"prefix":"10.1109","volume":"64","author":[{"given":"Jongmin","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1145\/223982.224447","article-title":"Streamlining data cache access with fast address calculation","author":"austin","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476815"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183548"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349321"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.641935"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717450"},{"key":"ref12","first-page":"189","article-title":"Bloom filtering cache misses for accurate data speculation and prefetching","author":"peir","year":"0","journal-title":"Proc 16th Int Conf Supercomput"},{"journal-title":"80200 Processor based on Intel&#x00AE; XScale Microarchitecture Developer&#x2019;s Manual","year":"2003","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/998300.997180"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref16","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"article-title":"CACTI 5.1","year":"2008","author":"thoziyoor","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796503"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/1097-0142(1950)3:1<32::AID-CNCR2820030106>3.0.CO;2-3"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953287"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997880"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.21"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.43"},{"key":"ref29","first-page":"363","article-title":"A non-uniform cache architecture for low power system design","author":"ishihara","year":"0","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref5","first-page":"365","article-title":"Reducing ALU and register file energy by dynamic zero detection","author":"kim","year":"2007","journal-title":"Proc IEEE Int Perform Comput Commun Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1993.378090"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594318"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.311649"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"ref22","first-page":"68","article-title":"Design of a predictive filter cache for energy savings in high performance processor architectures","author":"tang","year":"2001","journal-title":"Proc Int Conf Comput Design"},{"key":"ref21","first-page":"306","article-title":"Cache designs for energy efficiency","author":"su","year":"0","journal-title":"Proc 28th Hawaii Int Conf Syst Sci"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1049\/ip-cdt:20040032","article-title":"Energy-delay efficient filter cache hierarchy using pattern prediction scheme","volume":"151","author":"vivekan","year":"2004","journal-title":"IEEE Proc -Comput Digit Tech"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1145\/313817.313856","article-title":"Using dynamic cache management techniques to reduce energy in a high-performance processor","author":"bellas","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"ref25","first-page":"328","article-title":"A compiler-in-the-loop framework to explore horizontally partitioned cache architectures","author":"shrivastava","year":"0","journal-title":"Proc Asia South Pacific Design Autom Conf"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7118804\/06880377.pdf?arnumber=6880377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T04:00:29Z","timestamp":1689480029000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6880377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,1]]},"references-count":33,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2349503","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2015,7,1]]}}}