{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:53Z","timestamp":1763468213859,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100007567","name":"City University of Hong Kong","doi-asserted-by":"publisher","award":["7004048"],"award-info":[{"award-number":["7004048"]}],"id":[{"id":"10.13039\/100007567","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Found of China","doi-asserted-by":"publisher","award":["61170022","61373039","91118003"],"award-info":[{"award-number":["61170022","61373039","91118003"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Doctoral Program of Higher Education","award":["2013014111002512"],"award-info":[{"award-number":["2013014111002512"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,8,1]]},"DOI":"10.1109\/tc.2014.2360527","type":"journal-article","created":{"date-parts":[[2014,9,26]],"date-time":"2014-09-26T19:26:53Z","timestamp":1411759613000},"page":"2169-2181","source":"Crossref","is-referenced-by-count":19,"title":["Compiler-Assisted Refresh Minimization for Volatile STT-RAM Cache"],"prefix":"10.1109","volume":"64","author":[{"given":"Qingan","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanxiang","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhua","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"key":"ref11","first-page":"145","article-title":"Designing the low-power m*core architecture","author":"scott","year":"0","journal-title":"Proc Power-Driven Microarchitecture Workshop"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333717"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278295"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2288692"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1990","author":"garey","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2534393"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"1006","DOI":"10.1109\/TVLSI.2003.817524","article-title":"Block-based multiperiod dynamic memory design for low data-retention power","volume":"11","author":"kim","year":"2003","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7151894\/06911976.pdf?arnumber=6911976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:01:08Z","timestamp":1642003268000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6911976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,1]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2360527","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2015,8,1]]}}}