{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T15:40:20Z","timestamp":1773330020339,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CNS-1311706"],"award-info":[{"award-number":["CNS-1311706"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CNS-1342566"],"award-info":[{"award-number":["CNS-1342566"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,4,1]]},"DOI":"10.1109\/tc.2014.2360545","type":"journal-article","created":{"date-parts":[[2014,9,29]],"date-time":"2014-09-29T19:30:16Z","timestamp":1412019016000},"page":"1041-1054","source":"Crossref","is-referenced-by-count":25,"title":["Array organization and data management exploration in racetrack memory"],"prefix":"10.1109","volume":"65","author":[{"given":"Zhenyu","family":"Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiuyuan","family":"Bi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenqing","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"329","article-title":"An ultra low-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices","author":"wang","year":"0","journal-title":"Proc IEEE Int Symp Low Power Electron Des"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.365"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"ref30","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629268"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941493"},{"key":"ref34","first-page":"1","article-title":"Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire","author":"wang","year":"0","journal-title":"Proc IEEE Des Autom Test Eur Conf Exhib"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2961"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1126\/science.1197468"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131604"},{"key":"ref13","first-page":"230","article-title":"Low-current perpendicular domain wall motion cell for scalable high-speed MRAM","author":"fukami","year":"0","journal-title":"Proc Symp VLSI Technol"},{"key":"ref14","first-page":"300","article-title":"A content addressable memory using magnetic domain wall motion cells","author":"nebashi","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3311"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.4716460"},{"key":"ref18","author":"rubin","year":"1994","journal-title":"Computer Aids for VLSI Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627651"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840847"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref3","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977508"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2009.5354890"},{"key":"ref7","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1021\/nl102890h"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref22","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref24","year":"0"},{"key":"ref23","year":"0"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref25","first-page":"1","article-title":"Latest advances and future prospects of STT-RAM","author":"smith","year":"2011","journal-title":"Proc Non-Volatile Memories Workshop"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/12\/7430016\/6912953-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7430016\/06912953.pdf?arnumber=6912953","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:56:18Z","timestamp":1649444178000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6912953\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,1]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2360545","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4,1]]}}}