{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,24]],"date-time":"2026-10-24T18:52:17Z","timestamp":1792867937414,"version":"4.5.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,1,1]]},"DOI":"10.1109\/tc.2014.2365963","type":"journal-article","created":{"date-parts":[[2014,11,3]],"date-time":"2014-11-03T19:32:11Z","timestamp":1415043131000},"page":"45-53","source":"Crossref","is-referenced-by-count":24,"title":["Adaptive Voltage Scaling with In-Situ Detectors in Commercial FPGAs"],"prefix":"10.1109","volume":"64","author":[{"given":"Jose Luis","family":"Nunez-Yanez","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380689"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref14","article-title":"Energy-performance tunable digital circuits","author":"bita","year":"2008"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783090"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"165","DOI":"10.5573\/JSTS.2010.10.3.165","article-title":"Evaluation of a self-adaptive voltage control scheme for low-power FPGAs","volume":"10","author":"shota","year":"2010","journal-title":"J Semicond Technol Sci"},{"key":"ref17","year":"0"},{"key":"ref18","year":"0"},{"key":"ref4","first-page":"1","article-title":"A sub-threshold FPGA with low-swing dual-VDD interconnect in 90\ufffdnm CMOS","author":"ryan","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568637"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"ref5","first-page":"760","article-title":"Vdd programmability to reduce FPGA interconnect power","author":"li","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Des"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159755"},{"key":"ref7","first-page":"23","article-title":"Evaluation of low-leakage design techniques for field programmable gate arrays","author":"raham","year":"2004","journal-title":"Proc ACM\/SIGDA 12th Int Symp Field Programmable Gate Arrays"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/1941487.1941507","article-title":"The future of microprocessors","volume":"54","author":"shekhar","year":"2011","journal-title":"Commun ACM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380636"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/6980145\/06945345.pdf?arnumber=6945345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:22Z","timestamp":1642003522000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6945345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2365963","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2015,1,1]]}}}