{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,28]],"date-time":"2022-03-28T23:24:59Z","timestamp":1648509899441},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,10,1]]},"DOI":"10.1109\/tc.2014.2375181","type":"journal-article","created":{"date-parts":[[2015,1,6]],"date-time":"2015-01-06T19:41:09Z","timestamp":1420573269000},"page":"2891-2901","source":"Crossref","is-referenced-by-count":4,"title":["On the Generation of SIC Pairs in Optimal Time"],"prefix":"10.1109","volume":"64","author":[{"given":"Ioannis K.","family":"Voyiatzis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris J.","family":"Kavvadias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2010.538899"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008322103755"},{"key":"ref32","first-page":"3","article-title":"Efficient test pattern generator for BIST using multiple single input change vectors","volume":"2","author":"punitha","year":"2014","journal-title":"International Journal of Advanced Research in Computer Science"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2195689"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CSSS.2011.5974471"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923412"},{"key":"ref36","first-page":"749","article-title":"New test pattern generation units for NPSF oriented memory built-in self-test","volume":"2","author":"chrisanthopoulos","year":"0","journal-title":"Proc 8th IEEE Int Conf Electron Circuits Syst"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675556"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.87"},{"key":"ref10","first-page":"308","article-title":"An algebraic method for delay testing","author":"crepaux-motte","year":"0","journal-title":"Proc 14th VLSI Test Symp"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DCDS.2011.5970309"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599448"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.720322"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840889"},{"key":"ref14","first-page":"201","article-title":"A BIST scheme for FPGA interconnect delay faults","author":"wang","year":"0","journal-title":"Proc 23rd IEEE VLSI Test Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326862"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470360"},{"key":"ref17","first-page":"492","article-title":"Testing iterative logic arrays for delay faults with a constant number of patterns","author":"lu","year":"0","journal-title":"Proc Int Symp Electron Mater Packag"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011126"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2008.926414"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.8.1365"},{"key":"ref4","first-page":"126","article-title":"Pseudo-exhaustive adjacency testing: A BIST approach for stuck-open faults","author":"craig","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20045149"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13687"},{"key":"ref6","first-page":"309","article-title":"Built-in test for CMOS Circuits","author":"starke","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.05.003"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19949812"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341532"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2000.896969"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326863"},{"key":"ref1","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref20","first-page":"309","article-title":"Model for delay faults based upon paths","author":"smith","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref22","first-page":"121","article-title":"Comparison between random and pseudorandom generation for BIST of delay, stuck-at and bridging faults","author":"girard","year":"0","journal-title":"Proc On-Line Testing Workshop"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292298"},{"key":"ref42","first-page":"25","article-title":"New 4-transistor XOR and XNOR designs","author":"bui","year":"0","journal-title":"Proc 2nd IEEE Asia Pacific Conf ASICs"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF02341826"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2014.2315972"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873772"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040850"},{"key":"ref25","first-page":"205","article-title":"Design of an optimal test pattern generator for built-in self-testing of path delay faults","author":"das","year":"1997","journal-title":"Proc 11th Int Conf VLSI Des"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7240148\/06985730.pdf?arnumber=6985730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:43Z","timestamp":1642003183000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6985730\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10,1]]},"references-count":42,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2375181","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2015,10,1]]}}}