{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:57:03Z","timestamp":1781884623940,"version":"3.54.5"},"reference-count":67,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"ND EPSCoR","award":["FAR0023939"],"award-info":[{"award-number":["FAR0023939"]}]},{"name":"ND EPSCoR","award":["FAR0024038"],"award-info":[{"award-number":["FAR0024038"]}]},{"name":"ND EPSCoR","award":["FAR0022051"],"award-info":[{"award-number":["FAR0022051"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61204040"],"award-info":[{"award-number":["61204040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004826","name":"Beijing Municipal Natural Science Foundation","doi-asserted-by":"publisher","award":["4152004"],"award-info":[{"award-number":["4152004"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002338","name":"Ministry of Education of China","doi-asserted-by":"crossref","award":["20121103120018"],"award-info":[{"award-number":["20121103120018"]}],"id":[{"id":"10.13039\/501100002338","id-type":"DOI","asserted-by":"crossref"}]},{"name":"The Plan Program of Beijing Education Science and Technology Committee","award":["JC002999201301"],"award-info":[{"award-number":["JC002999201301"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,4,1]]},"DOI":"10.1109\/tc.2014.2375187","type":"journal-article","created":{"date-parts":[[2014,12,2]],"date-time":"2014-12-02T20:41:04Z","timestamp":1417552864000},"page":"1055-1067","source":"Crossref","is-referenced-by-count":10,"title":["cNV SRAM: CMOS Technology Compatible Non-Volatile SRAM Based Ultra-Low Leakage Energy Hybrid Memory System"],"prefix":"10.1109","volume":"65","author":[{"given":"Jinhui","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lina","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haibin","family":"Yin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zikui","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zezhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Na","family":"Gong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"45","author":"pan","year":"2006","journal-title":"Charge Pump Circuit Design"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2048351"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1088\/0964-1726\/1\/3\/002"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2064185"},{"key":"ref31","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347948"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.145"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1063\/1.3677444"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.06.006"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.79"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48228-8_35"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.249"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/859619.859621"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1582710.1582714"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/1596510.1596511"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2166879.2166882"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2298280"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.249"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.06.011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055169"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.138"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837962"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2011.6088521"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1109\/JSSC.2004.837974","article-title":"A 0.18-?m 3.0-V 64-Mb non-volatile phase transition random access memory (PRAM)","volume":"40","author":"cho","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090914"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041555"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012429"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892185"},{"key":"ref50","article-title":"Non-volatile SRAM cell having split-gate transistors","author":"liaw","year":"2006"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.04.004"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293702"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2329915"},{"key":"ref57","first-page":"461","article-title":"Low power nonvolatile SRAM circuit with integrated low voltage nanocrystal PMOS Flash","author":"yu","year":"0","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687490"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/4.910492"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429447"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.12"},{"key":"ref11","first-page":"171","article-title":"A 160\ufffdmV, fully differential, robust Schmitt trigger based sub-threshold SRAM","author":"kulkarni","year":"0","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2102054"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016619"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2105550"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231018"},{"key":"ref15","first-page":"524","article-title":"Performance and cache access time of SRAM-eDRAM hybrid caches considering wire delay","author":"gong","year":"0","journal-title":"Proc 14th Int Symp Quality Electronic Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.030"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000094"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176439"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1080\/10584580490459954"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167823"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080530"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"986","DOI":"10.1109\/TCSII.2008.2001965","article-title":"Hybrid-mode SRAM sense amplifiers: New approach on transistor sizing","volume":"55","author":"do","year":"2008","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref5","year":"0"},{"key":"ref8","article-title":"On the use of micro architecture-driven dynamic voltage scaling","author":"marculescu","year":"0","journal-title":"Proc Workshop Complexity-Effective Des"},{"key":"ref7","first-page":"1","article-title":"APPLE: Adaptive performance-predictable low-energy caches for reliable hybrid voltage operation","author":"maric","year":"0","journal-title":"Proc 50th ACM\/EDAC\/IEEE Des Autom Conf"},{"key":"ref49","article-title":"Non-volatile, static random access memory with high speed store capability","author":"dietrich","year":"2000"},{"key":"ref9","first-page":"201","article-title":"A novel 6 T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18\ufffd?m generation and desirable for ultra high speed operation","author":"ishida","year":"0","journal-title":"Proc Electron Devices Meeting"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.0039"},{"key":"ref45","first-page":"113","article-title":"Design method of MTCMOS power switch for lowvoltage high-speed LSIs","author":"mutoh","year":"0","journal-title":"Proc Asian South Pacific Des Autom Conf"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"ref42","article-title":"Intel core i7 and core i5","author":"damien","year":"0"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2166590"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7430016\/6971189.pdf?arnumber=6971189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:27Z","timestamp":1642004907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6971189\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,1]]},"references-count":67,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2375187","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,4,1]]}}}