{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:37Z","timestamp":1759146817601,"version":"3.37.3"},"reference-count":67,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"ND EPSCoR","award":["FAR0023939","FAR0024038","FAR0022051"],"award-info":[{"award-number":["FAR0023939","FAR0024038","FAR0022051"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61204040"],"award-info":[{"award-number":["61204040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004826","name":"Beijing Municipal Natural Science Foundation","doi-asserted-by":"publisher","award":["4152004"],"award-info":[{"award-number":["4152004"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002338","name":"Ministry of Education of China","doi-asserted-by":"crossref","award":["20121103120018"],"award-info":[{"award-number":["20121103120018"]}],"id":[{"id":"10.13039\/501100002338","id-type":"DOI","asserted-by":"crossref"}]},{"name":"The Plan Program of Beijing Education Science and Technology Committee","award":["JC002999201301"],"award-info":[{"award-number":["JC002999201301"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,4,1]]},"DOI":"10.1109\/tc.2014.2375187","type":"journal-article","created":{"date-parts":[[2014,12,2]],"date-time":"2014-12-02T20:41:04Z","timestamp":1417552864000},"page":"1055-1067","source":"Crossref","is-referenced-by-count":8,"title":["cNV SRAM: CMOS Technology Compatible Non-Volatile SRAM Based Ultra-Low Leakage Energy Hybrid Memory System"],"prefix":"10.1109","volume":"65","author":[{"given":"Jinhui","family":"Wang","sequence":"first","affiliation":[]},{"given":"Lina","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Haibin","family":"Yin","sequence":"additional","affiliation":[]},{"given":"Zikui","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Zezhong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Na","family":"Gong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"45","author":"pan","year":"2006","journal-title":"Charge Pump Circuit Design"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1109\/TCSII.2010.2048351"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1088\/0964-1726\/1\/3\/002"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/TVLSI.2010.2064185"},{"year":"0","key":"ref31"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/ICCD.2004.1347948"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/JSSC.1976.1050739"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/TC.2006.145"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1063\/1.3677444"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1016\/j.mejo.2010.06.006"},{"doi-asserted-by":"publisher","key":"ref60","DOI":"10.1109\/TC.2004.79"},{"doi-asserted-by":"publisher","key":"ref62","DOI":"10.1007\/3-540-48228-8_35"},{"doi-asserted-by":"publisher","key":"ref61","DOI":"10.1109\/TC.2010.249"},{"doi-asserted-by":"publisher","key":"ref63","DOI":"10.1145\/859619.859621"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1145\/1582710.1582714"},{"doi-asserted-by":"publisher","key":"ref64","DOI":"10.1145\/1596510.1596511"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/MICRO.1993.282742"},{"doi-asserted-by":"publisher","key":"ref65","DOI":"10.1145\/2166879.2166882"},{"doi-asserted-by":"publisher","key":"ref66","DOI":"10.1109\/TCSI.2014.2298280"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/TC.2010.249"},{"doi-asserted-by":"publisher","key":"ref67","DOI":"10.1016\/j.microrel.2011.06.011"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TVLSI.2010.2055169"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TC.2011.138"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JSSC.2004.837962"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ESTIMedia.2011.6088521"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1109\/JSSC.2004.837974","article-title":"A 0.18-?m 3.0-V 64-Mb non-volatile phase transition random access memory (PRAM)","volume":"40","author":"cho","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TVLSI.2010.2090914"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/TNANO.2010.2041555"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/TVLSI.2009.2012429"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/JSSC.2007.892185"},{"year":"2006","author":"liaw","article-title":"Non-volatile SRAM cell having split-gate transistors","key":"ref50"},{"doi-asserted-by":"publisher","key":"ref51","DOI":"10.1016\/j.vlsi.2007.04.004"},{"doi-asserted-by":"publisher","key":"ref59","DOI":"10.1109\/TVLSI.2013.2293702"},{"doi-asserted-by":"publisher","key":"ref58","DOI":"10.1109\/TNANO.2014.2329915"},{"key":"ref57","first-page":"461","article-title":"Low power nonvolatile SRAM circuit with integrated low voltage nanocrystal PMOS Flash","author":"yu","year":"0","journal-title":"Proc IEEE Int SOC Conf"},{"doi-asserted-by":"publisher","key":"ref56","DOI":"10.1109\/JSSC.2009.2023192"},{"doi-asserted-by":"publisher","key":"ref55","DOI":"10.1145\/1687399.1687490"},{"doi-asserted-by":"publisher","key":"ref54","DOI":"10.1109\/4.910492"},{"doi-asserted-by":"publisher","key":"ref53","DOI":"10.1109\/JSSC.2008.2011972"},{"doi-asserted-by":"publisher","key":"ref52","DOI":"10.1145\/2429384.2429447"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/VLSID.2006.12"},{"key":"ref11","first-page":"171","article-title":"A 160\ufffdmV, fully differential, robust Schmitt trigger based sub-threshold SRAM","author":"kulkarni","year":"0","journal-title":"Proc Int Symp Low Power Electron Des"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1109\/TVLSI.2010.2102054"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2016604.2016619"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCSVT.2011.2105550"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCSII.2012.2231018"},{"key":"ref15","first-page":"524","article-title":"Performance and cache access time of SRAM-eDRAM hybrid caches considering wire delay","author":"gong","year":"0","journal-title":"Proc 14th Int Symp Quality Electronic Design"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.7873\/DATE.2013.030"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/2000064.2000094"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/DATE.2012.6176439"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1080\/10584580490459954"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2011.2167823"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2010.2080530"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"986","DOI":"10.1109\/TCSII.2008.2001965","article-title":"Hybrid-mode SRAM sense amplifiers: New approach on transistor sizing","volume":"55","author":"do","year":"2008","journal-title":"IEEE Trans Circuits Syst II"},{"year":"0","key":"ref5"},{"key":"ref8","article-title":"On the use of micro architecture-driven dynamic voltage scaling","author":"marculescu","year":"0","journal-title":"Proc Workshop Complexity-Effective Des"},{"key":"ref7","first-page":"1","article-title":"APPLE: Adaptive performance-predictable low-energy caches for reliable hybrid voltage operation","author":"maric","year":"0","journal-title":"Proc 50th ACM\/EDAC\/IEEE Des Autom Conf"},{"year":"2000","author":"dietrich","article-title":"Non-volatile, static random access memory with high speed store capability","key":"ref49"},{"key":"ref9","first-page":"201","article-title":"A novel 6 T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18\ufffd?m generation and desirable for ultra high speed operation","author":"ishida","year":"0","journal-title":"Proc Electron Devices Meeting"},{"doi-asserted-by":"publisher","key":"ref46","DOI":"10.1049\/el.2012.0039"},{"key":"ref45","first-page":"113","article-title":"Design method of MTCMOS power switch for lowvoltage high-speed LSIs","author":"mutoh","year":"0","journal-title":"Proc Asian South Pacific Des Autom Conf"},{"doi-asserted-by":"publisher","key":"ref48","DOI":"10.1109\/ISCA.2001.937453"},{"doi-asserted-by":"publisher","key":"ref47","DOI":"10.1145\/545214.545232"},{"year":"0","author":"damien","article-title":"Intel core i7 and core i5","key":"ref42"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/TCAD.2011.2166590"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1109\/TVLSI.2004.842903"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1145\/268806.268810"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7430016\/6971189.pdf?arnumber=6971189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:27Z","timestamp":1642004907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6971189\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,1]]},"references-count":67,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2375187","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,4,1]]}}}