{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:13:26Z","timestamp":1775326406568,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001602","name":"SFI","doi-asserted-by":"publisher","award":["08\/IN.1\/I2054"],"award-info":[{"award-number":["08\/IN.1\/I2054"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61403402"],"award-info":[{"award-number":["61403402"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,9,1]]},"DOI":"10.1109\/tc.2014.2375202","type":"journal-article","created":{"date-parts":[[2014,12,4]],"date-time":"2014-12-04T15:19:40Z","timestamp":1417706380000},"page":"2506-2518","source":"Crossref","is-referenced-by-count":50,"title":["Data Partitioning on Multicore and Multi-GPU Platforms Using Functional Performance Models"],"prefix":"10.1109","volume":"64","author":[{"given":"Ziming","family":"Zhong","sequence":"first","affiliation":[{"name":"School of Computer Science and Informatics, University College Dublin, Belfield, Dublin, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Rychkov","sequence":"additional","affiliation":[{"name":"School of Computer Science and Informatics, University College Dublin, Belfield, Dublin, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexey","family":"Lastovetsky","sequence":"additional","affiliation":[{"name":"School of Computer Science and Informatics, University College Dublin, Belfield, Dublin, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"191","article-title":"Data partitioning on heterogeneous multicore and multi-gpu systems using functional performance models of data-parallel applications","year":"0","journal-title":"Proc Int Conf Cluster Comput"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/0021-9991(82)90058-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/0021-9991(86)90099-9"},{"key":"ref13","author":"golub","year":"1996","journal-title":"Matrix Computations"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1137\/0913035"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815998"},{"key":"ref17","first-page":"1","article-title":"An efficient, model-based CPU-GPU heterogeneous FFT library","year":"0","journal-title":"Proc IEEE Int Symp Parallel Distrib Process"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1145\/1353536.1346318","article-title":"Merge: A programming model for heterogeneous multi-core systems","volume":"43","author":"linderman","year":"2008","journal-title":"SIGPLAN Not"},{"key":"ref19","first-page":"56","article-title":"Automatic calibration of performance models on heterogeneous multicore architectures","year":"0","journal-title":"Proc Int Conf Parallel Process"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1755888.1755906"},{"key":"ref4","first-page":"91","article-title":"Distributed data partitioning for heterogeneous processors based on partial estimation of their functional performance models","author":"lastovetsky","year":"0","journal-title":"Proc 15th Int Conf Parallel Comput"},{"key":"ref27","first-page":"863","article-title":"StarPU: A unified platform for task scheduling on heterogeneous multicore architectures","year":"0","journal-title":"Proc 15th Int Conf Parallel Process"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1177\/1094342006074864"},{"key":"ref6","first-page":"11:1","article-title":"Quantifying NUMA and contention effects in multi-GPU systems","year":"0","journal-title":"Proc 4th Workshop General Purpose Process Graph Process Units"},{"key":"ref29","first-page":"1","article-title":"GPU clusters for high-performance computing","year":"2009","journal-title":"Proc Int Conf Cluster Comput Workshops"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000163"},{"key":"ref8","first-page":"450","article-title":"Column-based matrix partitioning for parallel matrix multiplication on heterogeneous processors based on functional performance models","year":"0","journal-title":"Proc 9th Int Workshop Parallel Comput Heterogeneous Platforms"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39958-9_16"},{"key":"ref2","first-page":"19","article-title":"Adaptive optimization for petascale heterogeneous CPU\/GPU computing","year":"0","journal-title":"Proc IEEE Int Conf Cluster Comput"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1096-9128(199807)10:8<655::AID-CPE369>3.0.CO;2-O"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1513895.1513901"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1145\/1594835.1504196","article-title":"Solving dense linear systems on platforms with multiple hardware accelerators","volume":"44","year":"2009","journal-title":"SIGPLAN Not"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-009-0350-1"},{"key":"ref21","first-page":"64","article-title":"Dynamic load balancing on dedicated heterogeneous systems","year":"0","journal-title":"Proceedings Recent Advances in Parallel Virtual Machine and Message Passing Interface 5th European PVM\/MPI Users' Group Meeting"},{"key":"ref24","first-page":"45","article-title":"Qilin: Exploiting parallelism on heterogeneous multiprocessors with adaptive mapping","author":"luk","year":"0","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref26","first-page":"431","article-title":"Portable performance on heterogeneous architectures","year":"0","journal-title":"Proc 6th Int Conf Archit Support Program Lang Oper Syst"},{"key":"ref25","first-page":"614","article-title":"High-level support for pipeline parallelism on many-core architectures","year":"0","journal-title":"Proc 18th Int Conf Parallel Process"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7180479\/06975085.pdf?arnumber=6975085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T21:15:34Z","timestamp":1771449334000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6975085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,1]]},"references-count":29,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2375202","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9,1]]}}}