{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:59:08Z","timestamp":1740131948031,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Science, Education, and Technology","award":["NRF-2012R1A2A2A01013816"],"award-info":[{"award-number":["NRF-2012R1A2A2A01013816"]}]},{"DOI":"10.13039\/100000183","name":"ARO","doi-asserted-by":"publisher","award":["W911NF-14-1-0456"],"award-info":[{"award-number":["W911NF-14-1-0456"]}],"id":[{"id":"10.13039\/100000183","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Science Foundation","award":["CCF-1116858"],"award-info":[{"award-number":["CCF-1116858"]}]},{"name":"ONR","award":["N00014-11-1-0885"],"award-info":[{"award-number":["N00014-11-1-0885"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,9,1]]},"DOI":"10.1109\/tc.2014.2378291","type":"journal-article","created":{"date-parts":[[2014,12,5]],"date-time":"2014-12-05T19:21:44Z","timestamp":1417807304000},"page":"2460-2475","source":"Crossref","is-referenced-by-count":8,"title":["An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors"],"prefix":"10.1109","volume":"64","author":[{"given":"Joonho","family":"Kong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farinaz","family":"Koushanfar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Woo","family":"Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"year":"0","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.16"},{"year":"0","key":"ref31"},{"key":"ref30","first-page":"16","article-title":"Path-based statistical timing analysis considering inter- and intra-die correlations","author":"agarwal","year":"0","journal-title":"Proc 8th ACM\/IEEE Int Workshop Timing Issues Specification Synth Dig Syst"},{"year":"2005","author":"sharkey","key":"ref37"},{"key":"ref36","first-page":"519","article-title":"Three-dimensional cache design exploration using 3DCacti","author":"tsai","year":"0","journal-title":"Proc Int Conf Comput Des"},{"year":"0","key":"ref35"},{"key":"ref34","first-page":"57","article-title":"Statistical analysis of SRAM cell stability","author":"agarwal","year":"0","journal-title":"Proc 43th Des Autom Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2159634"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1412587.1412592"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.65"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669141"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1145\/1629911.1629929","article-title":"selective wordline voltage boosting for caches to manage yield under process variations","author":"yan pan","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.3"},{"key":"ref17","article-title":"Impact of parameter variations on multi-core chips","author":"humenay","year":"0","journal-title":"Workshop Arch Support Gigascale Integr"},{"key":"ref18","first-page":"129","article-title":"Reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching","author":"romanescu","year":"0","journal-title":"Proc of Conf on Computing Frontiers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"ref28","first-page":"655","article-title":"A novel tag access scheme for low power L2 cache","author":"park","year":"0","journal-title":"Proc Des Autom Test Eur"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228581"},{"key":"ref6","first-page":"148","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"0","journal-title":"Proc WCAE & 29th Int Symp Comput Archit"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1230800.1230804"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref8","first-page":"262","article-title":"Process variation aware cache leakage management","author":"meng","year":"0","journal-title":"Proc Int Symp Low-Power Electronics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70770"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837312"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090795"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2187671.2187675"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.29"},{"key":"ref22","first-page":"281","article-title":"In-register duplication: Exploiting narrow-width value for improving register file reliability","author":"hu","year":"0","journal-title":"Proc Int Conf Dependable Syst Netw"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.12"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749757"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878955"},{"year":"0","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346197"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7180479\/06977972.pdf?arnumber=6977972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:31Z","timestamp":1641987691000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6977972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,1]]},"references-count":40,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2378291","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2015,9,1]]}}}