{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:33:30Z","timestamp":1761896010879},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Singapore MOE TIER-2","award":["MOE2010-T2-2-037 (ARC 5\/11)"],"award-info":[{"award-number":["MOE2010-T2-2-037 (ARC 5\/11)"]}]},{"name":"A*STAR SERC-PSF","award":["11201202015"],"award-info":[{"award-number":["11201202015"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,11,1]]},"DOI":"10.1109\/tc.2015.2389827","type":"journal-article","created":{"date-parts":[[2015,1,9]],"date-time":"2015-01-09T19:51:22Z","timestamp":1420833082000},"page":"3022-3036","source":"Crossref","is-referenced-by-count":10,"title":["3D Many-Core Microprocessor Power Management by Space-Time Multiplexing Based Demand-Supply Matching"],"prefix":"10.1109","volume":"64","author":[{"given":"Sai","family":"Manoj P. D.","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanwen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.025"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687486"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1121"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014726"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1109\/JSSC.2002.806279","article-title":"Single-inductor multiple-output switching converters with time-multiplexing control in discontinuous conduction mode","volume":"38","author":"ma","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2226378"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"ref36","first-page":"533","article-title":"Cyber-physical management for heterogeneously integrated 3D thousand-core on-chip microprocessor","author":"sai","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2186822"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2164540"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2009.2034710"},{"key":"ref40","first-page":"1","article-title":"VRCon: Dynamic reconfiguration of voltage regulators in a multicore platform","author":"lee","year":"0","journal-title":"Proc Des Autom and Test Eur Conf and Exhib"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837476"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"},{"key":"ref17","first-page":"1643","article-title":"3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors","author":"wang","year":"0","journal-title":"Proc Des Autom and Test Eur Conf and Exhib"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2270285"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885835"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/63.974375"},{"key":"ref3","article-title":"SPARC M6: Oracle’s next generation processor for enterprise systems","author":"vahidsafa","year":"0","journal-title":"Proc Hot Chips"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746313"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466143"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001297"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref2","first-page":"88","article-title":"TILE64$^{TM}$ processor: A 64-core SoC with mesh interconnect","author":"bell","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","first-page":"98","article-title":"An 80-Tile 1.28TFLOPS network-on-chip in 65nm CMOS","author":"vangal","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529263"},{"key":"ref46","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005309"},{"key":"ref45","year":"0"},{"key":"ref48","year":"0"},{"key":"ref22","first-page":"257","article-title":"Dynamic power management of voltage-frequency island partitioned network-on-chip using Intel‘s single-chip cloud computer","author":"david","year":"0","journal-title":"Proc 5th ACM\/IEEE Int Symp Netw Chip"},{"key":"ref47","year":"0"},{"key":"ref21","first-page":"1","article-title":"An energy-efficient 3D CMP design with fine-grained voltage scaling","author":"zhao","year":"0","journal-title":"Proc Des Autom and Test Eur Conf and Exhib"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2010.10.001"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917974"},{"key":"ref23","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"0","journal-title":"Proc IEEE Int Symp High Perform Comput Arch"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630120"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177064"},{"key":"ref43","year":"0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970364"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7293245\/07005482.pdf?arnumber=7005482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:56:53Z","timestamp":1642003013000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7005482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11,1]]},"references-count":48,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2389827","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2015,11,1]]}}}