{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:50:12Z","timestamp":1771519812324,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Basic Research Program of China","doi-asserted-by":"crossref","award":["2015CB352402"],"award-info":[{"award-number":["2015CB352402"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100012166","name":"National Basic Research Program of China","doi-asserted-by":"crossref","award":["2015CB352403"],"award-info":[{"award-number":["2015CB352403"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"crossref","award":["61272132"],"award-info":[{"award-number":["61272132"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100006296","name":"CAS","doi-asserted-by":"publisher","award":["XDA06010500"],"award-info":[{"award-number":["XDA06010500"]}],"id":[{"id":"10.13039\/100006296","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1016966"],"award-info":[{"award-number":["CCF-1016966"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["FP7\/2007-2013"],"award-info":[{"award-number":["FP7\/2007-2013"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000781","name":"ERC","doi-asserted-by":"publisher","award":["259295"],"award-info":[{"award-number":["259295"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,11,1]]},"DOI":"10.1109\/tc.2015.2395427","type":"journal-article","created":{"date-parts":[[2015,1,22]],"date-time":"2015-01-22T19:57:47Z","timestamp":1421956667000},"page":"3153-3166","source":"Crossref","is-referenced-by-count":23,"title":["GPGPU-MiniBench: Accelerating GPGPU Micro-Architecture Simulation"],"prefix":"10.1109","volume":"64","author":[{"given":"Zhibin","family":"Yu","sequence":"first","affiliation":[]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[]},{"given":"Nilanjan","family":"Goswami","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Li","sequence":"additional","affiliation":[]},{"given":"Lizy K","family":"John","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Chengzhong","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Junmin","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref38","year":"0"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"ref32","article-title":"Nvidia corporation. the cuda compiler driver nvcc","year":"2008"},{"key":"ref31","article-title":"Nvidia corporation. using inline ptx assembly in cuda. February, 2011","year":"2011"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5649549"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501174"},{"key":"ref36","year":"0"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563595"},{"key":"ref34","year":"2012"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.53"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"key":"ref12","year":"2009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1400112.1400115"},{"key":"ref14","year":"0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206991"},{"key":"ref17","first-page":"463","article-title":"Tss: Applying two-stage sampling in micro-architecture simulation","author":"yu","year":"0","journal-title":"Proc 17th Annu Meeting IEEE\/ACM Int Symp Model Anal Simul Comput Telecommun Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306801"},{"key":"ref28","first-page":"235","article-title":"Demystifying GPU micro-architecture through microbenchmarking","author":"wong","year":"0","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw"},{"key":"ref4","year":"0"},{"key":"ref27","article-title":"Nvidia corporation. ptx: Parallel thread execution, isa version 2.2","year":"2010"},{"key":"ref3","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024754"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref8","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2010.43"},{"key":"ref2","year":"2010"},{"key":"ref9","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-8659.2007.01012.x"},{"key":"ref20","article-title":"Optimizing matrix transpose in cuda","author":"ruetsch","year":"2009","journal-title":"Nvidia"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088164"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310787"},{"key":"ref24","first-page":"229","article-title":"Automated microprocessor stressmark generation","author":"joshi","year":"0","journal-title":"Proc Int Symp High-Perform Comput Arch"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302734"},{"key":"ref26","first-page":"1","article-title":"Performance characterization of spec CPU benchmarks on intels core microarchitecture based processor","author":"bird","year":"0","journal-title":"Proc Austin Center Advanced Studies Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7293245\/07018049.pdf?arnumber=7018049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:56:54Z","timestamp":1642003014000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7018049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11,1]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2395427","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2015,11,1]]}}}