{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,7]],"date-time":"2024-06-07T20:40:02Z","timestamp":1717792802767},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"US National Science Foundation","award":["1054830"],"award-info":[{"award-number":["1054830"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,11,1]]},"DOI":"10.1109\/tc.2015.2395435","type":"journal-article","created":{"date-parts":[[2015,1,22]],"date-time":"2015-01-22T19:57:47Z","timestamp":1421956667000},"page":"3167-3180","source":"Crossref","is-referenced-by-count":9,"title":["GREEN Cache: Exploiting the Disciplined Memory Model of OpenCL on GPUs"],"prefix":"10.1109","volume":"64","author":[{"given":"Jaekyu","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong Hyuk","family":"Woo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyesoon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mani","family":"Azimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2491894.2466482"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/INTERACT.2005.7"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604734"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"ref37","first-page":"199","article-title":"Using the compiler to improve cache replacement decisions","author":"wang","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370860"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"ref34","first-page":"225","article-title":"Managing shared last-level cache in a heterogeneous multicore processor","author":"mekkat","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref10","year":"0"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168947"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.11"},{"key":"ref13","year":"0"},{"key":"ref14","year":"0"},{"key":"ref15","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871583"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540742"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354898"},{"key":"ref3","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346290"},{"key":"ref5","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref7","year":"0"},{"key":"ref2","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref20","year":"0"},{"key":"ref22","year":"0"},{"key":"ref21","year":"0"},{"key":"ref24","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2611758"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref25","year":"0"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7293245\/07018047.pdf?arnumber=7018047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:56:53Z","timestamp":1642003013000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7018047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11,1]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2395435","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2015,11,1]]}}}