{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:17:44Z","timestamp":1758892664514,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"US National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CNS-1318997","ECCS-1342702","CCF-1420681","CCF-1439142","CCF-1054339","ECCS-1129010","CCF-1318981","ECCS-1342657","CCF-1420718"],"award-info":[{"award-number":["CNS-1318997","ECCS-1342702","CCF-1420681","CCF-1439142","CCF-1054339","ECCS-1129010","CCF-1318981","ECCS-1342657","CCF-1420718"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,12,1]]},"DOI":"10.1109\/tc.2015.2401013","type":"journal-article","created":{"date-parts":[[2015,2,6]],"date-time":"2015-02-06T15:01:36Z","timestamp":1423234896000},"page":"3555-3568","source":"Crossref","is-referenced-by-count":16,"title":["Resilient and Power-Efficient Multi-Function Channel Buffers in Network-on-Chip Architectures"],"prefix":"10.1109","volume":"64","author":[{"given":"Dominic","family":"DiTomaso","sequence":"first","affiliation":[]},{"given":"Avinash Karanth","family":"Kodi","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Louri","sequence":"additional","affiliation":[]},{"given":"Razvan","family":"Bunescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1189584"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2076501.2076504"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/BF00116251"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835941"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503269"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1132983.1132997"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet’s genreal execution-driven multiprocessor simulator (gems) toolset","author":"martin","year":"2005","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669144"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.141"},{"key":"ref13","first-page":"298","article-title":"Ariadne: Agnostic reconfiguration in a disconnected network environment","author":"deorio","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.15"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1145\/1028176.1006718","article-title":"Immunet: A cheap and robust fault-tolerant packet routing mechanism","volume":"32","author":"puente","year":"2004","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref17","first-page":"4","article-title":"A gracefully degrading and energy-efficient modular router architecture for on-chip networks","author":"kim","year":"0","journal-title":"Proc 33rd Ann Int Symp Comput Arch"},{"key":"ref18","first-page":"401","article-title":"Kilo-NOC: A heterogeneous network-on-chip architecture for scalability and service guarantees","author":"grot","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3969\/j.issn.1004-4132.2011.04.002"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835942"},{"year":"0","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9341-0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"ref29","first-page":"333","article-title":"Vichar: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"0","journal-title":"Proc 39th Ann IEEE\/ACM Int Symp Microarch"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798250"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105329"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.14"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284515"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071476"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598108"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155626"},{"key":"ref41","first-page":"187","article-title":"Design tradeoffs for tiled CMP on-chip networks","author":"balfour","year":"0","journal-title":"Proc 20th ACM Int Conf Supercomput"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071477"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.41"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7313054\/07035011.pdf?arnumber=7035011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:50Z","timestamp":1641987950000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7035011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,1]]},"references-count":41,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2401013","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2015,12,1]]}}}