{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:20:16Z","timestamp":1761988816395,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["NSC101-2628-E-011-009-MY3"],"award-info":[{"award-number":["NSC101-2628-E-011-009-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,12,1]]},"DOI":"10.1109\/tc.2015.2401028","type":"journal-article","created":{"date-parts":[[2015,2,6]],"date-time":"2015-02-06T15:01:36Z","timestamp":1423234896000},"page":"3348-3361","source":"Crossref","is-referenced-by-count":17,"title":["Adaptive ECC Scheme for Hybrid SSD\u2019s"],"prefix":"10.1109","volume":"64","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1803-6947","authenticated-orcid":false,"given":"Jen-Wei","family":"Hsieh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Wei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Han-Yi","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.169"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.24"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233624"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1721695.1721706"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630130"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629459"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"644","DOI":"10.1016\/j.sysarc.2007.01.010","article-title":"A multi-channel architecture for high-performance NAND flash-based storage system","volume":"53","author":"kang","year":"2007","journal-title":"J Syst Archit"},{"year":"2007","key":"ref18","article-title":"TN-29-25: Improving performance using two-plane commands"},{"key":"ref19","first-page":"187","article-title":"An adaptive striping architecture for flash memory storage systems of embedded systems","author":"chang","year":"0","journal-title":"Proc 8th IEEE Real-Time Embedded Technol Appl Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1879021.1879045"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1640457.1640463"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026356"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/TC.2010.197","article-title":"Flash-aware RAID techniques for dependable and high-performance flash memory SSD","volume":"60","author":"im","year":"2011","journal-title":"IEEE Trans Comput"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2093139.2093143"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.087"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1807060.1807061"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"644","DOI":"10.1016\/j.sysarc.2007.01.010","article-title":"A Multi-Channel Architecture for High-Performance NAND Flash-Based Storage System","volume":"53","author":"kang","year":"2007","journal-title":"J Syst Archit EUROMICRO J"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.14"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"year":"2009","key":"ref22","article-title":"WinCE 6.0 MLC NAND Solution (PocketMory) Porting Guide"},{"year":"2008","key":"ref21","article-title":"Solid state drives data reliability and lifetime white paper"},{"key":"ref24","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"cai","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2010.5700260"},{"year":"2007","key":"ref26"},{"article-title":"Flash memory card with block memory address arrangement","year":"1999","author":"shinohara","key":"ref25"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7313054\/07035027.pdf?arnumber=7035027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:50Z","timestamp":1641987950000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7035027\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,1]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2401028","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2015,12,1]]}}}