{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T10:48:12Z","timestamp":1649069292429},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,12,1]]},"DOI":"10.1109\/tc.2015.2409840","type":"journal-article","created":{"date-parts":[[2015,3,9]],"date-time":"2015-03-09T18:46:48Z","timestamp":1425926808000},"page":"3335-3347","source":"Crossref","is-referenced-by-count":5,"title":["Abort-on-Fail Test Scheduling for Modular SOCs without and with Preemption"],"prefix":"10.1109","volume":"64","author":[{"given":"Urban","family":"Ingelsson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandeep Kumar","family":"Goel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Larsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207755"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.76412"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127718"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.929577"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.929577"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994970"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299265"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-4597-z"},{"key":"ref18","first-page":"83","article-title":"Power-constrained hybrid BIST test scheduling in an abort-on-first-fail test environment","author":"he","year":"0","journal-title":"Proc 8th Euromicro Conf Digital Syst Des"},{"key":"ref19","first-page":"1","article-title":"Power constrained and defect-probability driven SoC test scheduling with test set partitioning","author":"he","year":"0","journal-title":"Proc Des Autom Test Eur"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944029"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref6","volume":"35","author":"silva","year":"2006","journal-title":"The Core Test Wrapper Handbook–Rationale and Application of IEEE Std 1500"},{"key":"ref5","author":"silva","year":"2005","journal-title":"IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.80"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref9","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.38"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.801102"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref21","author":"garey","year":"1979","journal-title":"Computers and Intractability-A Guide to the Theory of NP-Completeness"},{"key":"ref24","author":"mazumder","year":"1999","journal-title":"Genetic Algorithms for VLSI Design Layout and Test Automation"},{"key":"ref23","author":"pinedo","year":"1995","journal-title":"Scheduling-Algorithms and Systems"},{"key":"ref26","year":"0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7313054\/07056497.pdf?arnumber=7056497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:50Z","timestamp":1642005950000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7056497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,1]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2409840","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2015,12,1]]}}}