{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T17:38:17Z","timestamp":1770917897914,"version":"3.50.1"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Ministry of Economy and Competitiveness of Spain","doi-asserted-by":"publisher","award":["TIN-2012-34557"],"award-info":[{"award-number":["TIN-2012-34557"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2014-SGR-1272"],"award-info":[{"award-number":["2014-SGR-1272"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2014-SGR-1051"],"award-info":[{"award-number":["2014-SGR-1051"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Severo Ochoa Program","award":["SEV-2011-00067"],"award-info":[{"award-number":["SEV-2011-00067"]}]},{"name":"Spanish Government"},{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000781","name":"ERC","doi-asserted-by":"publisher","award":["321253"],"award-info":[{"award-number":["321253"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministry of Economy and Competitiveness","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Juan de la Cierva postdoctoral fellowship","award":["JCI-2012-15047"],"award-info":[{"award-number":["JCI-2012-15047"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,1,1]]},"DOI":"10.1109\/tc.2015.2417533","type":"journal-article","created":{"date-parts":[[2015,3,29]],"date-time":"2015-03-29T02:45:19Z","timestamp":1427597119000},"page":"256-269","source":"Crossref","is-referenced-by-count":15,"title":["Thread Assignment in Multicore\/Multithreaded Processors: A Statistical Approach"],"prefix":"10.1109","volume":"65","author":[{"given":"Petar","family":"Radojkovic","sequence":"first","affiliation":[]},{"given":"Paul M.","family":"Carpenter","sequence":"additional","affiliation":[]},{"given":"Miquel","family":"Moreto","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Cakarevic","sequence":"additional","affiliation":[]},{"given":"Javier","family":"Verdu","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Pajuelo","sequence":"additional","affiliation":[]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Nemirovsky","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Thread-sensitive scheduling for SMT processors","author":"parekh","year":"2000"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.390"},{"key":"ref33","article-title":"Single-ISA heterogenous multi-core architectures for multithreaded workload performance","author":"kumar","year":"0","journal-title":"Proc Int Symp Comput Archit (ISCA)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/972374.972393"},{"key":"ref31","article-title":"Understanding the impact of inter-thread cache interference on ILP in modern SMT processors","volume":"7","author":"kihm","year":"2005","journal-title":"J Instruction Level Parallelism"},{"key":"ref30","article-title":"Extreme value theory for tail-related risk measures","author":"k\u00ebllezi","year":"2000"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.33"},{"key":"ref36","article-title":"CPU accounting in CMP processors","volume":"8","author":"luque","year":"2013","journal-title":"IEEE Comput Archit Lett"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/344588.344618"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.1006\/jpdc.1999.1578","article-title":"Benchmarking and comparison of the task graph scheduling algorithms","volume":"59","author":"kwok","year":"1999","journal-title":"J Parallel Distrib Comput"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177732360"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095901"},{"key":"ref61","author":"wilks","year":"1943","journal-title":"Mathematical Statistics"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.31"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488894"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304615"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.2307\/1269343"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454146"},{"key":"ref2","year":"2008","journal-title":"Netra Data Plane Software Suite 2 0 Update 2 User's Guide"},{"key":"ref1","year":"2007","journal-title":"Opensparc T2 System-on-chip (SoC) Microarchitecture Specification"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736033"},{"key":"ref22","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref21","article-title":"Performance of multithreaded chip multiprocessors and implications for operating system design","author":"fedorova","year":"0","journal-title":"Proc Ann Conf USENIX Annu Tech Conf (ATEC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSPIT.2004.1433800"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s10614-006-9025-7"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1080\/00401706.1993.10485040"},{"key":"ref25","article-title":"Realism in statistical analysis of worst case execution times","author":"griffin","year":"0","journal-title":"Proc 10th Int Workshop Worst-Case Execution Time Anal"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375554"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482774"},{"key":"ref58","author":"verd\u00fa","year":"2008","journal-title":"Analysis and Architectural Support for Parallel Stateful Packet Processing"},{"key":"ref57","article-title":"Characterizing the resource-sharing levels in the UltraSPARC T2 processor","author":"?akarevi?","year":"0","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1002\/spe.772"},{"key":"ref55","first-page":"283","article-title":"The impact of memory subsystem resource sharing on datacenter applications","author":"lingjia tang","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref54","article-title":"Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors","author":"tam","year":"0","journal-title":"Proc 2nd ACM SIGOPS\/EuroSys European Conf Computer Systems"},{"key":"ref53","article-title":"Design and implementation of statistical computations for generalized Pareto distributions","author":"tajvidi","year":"1996"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"ref10","author":"castillo","year":"1988","journal-title":"Extreme Value Theory in Engineering"},{"key":"ref11","article-title":"Upper-bounding program execution time with extreme value theory","author":"cazorla","year":"0","journal-title":"Proc WCET workshop"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050204"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177728725"},{"key":"ref14","author":"cochran","year":"2007","journal-title":"Sampling Techniques"},{"key":"ref15","author":"connolly","year":"2003","journal-title":"Law of Internet Security and Privacy"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639374"},{"key":"ref17","article-title":"Base vectors: A potential technique for microarchitectural classification of applications","author":"doucette","year":"0","journal-title":"Proc Workshop Interaction between Oper Syst Comput Archit (WIOSCA)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639376"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508260"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2009.13"},{"key":"ref3","article-title":"Understanding the Linux 2.6.8.1 CPU scheduler","author":"aas","year":"2005","journal-title":"Silicon Graphics Inc"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1214\/aop\/1176996548"},{"key":"ref5","author":"azzalini","year":"1996","journal-title":"Statistical Inference-Based on the Likelihood"},{"key":"ref8","article-title":"Hyper-threading aware process scheduling heuristics","author":"bulpin","year":"0","journal-title":"Proc USENIX Annu Tech Conf (ATEC)"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1002\/0470012382","author":"beirlant","year":"2004","journal-title":"Statistics of Extremes Theory and Applications"},{"key":"ref49","article-title":"Hass: A scheduler for heterogeneous multicore systems","author":"shelepov","year":"0","journal-title":"Proceedings SIGOPS Oper Syst Rev"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2307\/2965432"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.311"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693480"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342542"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402901"},{"key":"ref42","article-title":"Measuring operating system overhead on CMT processors","author":"radojkovi?","year":"2008","journal-title":"Proc 20th Int Symp Comput Archit High Performance Comput (SBAC-PAD)"},{"key":"ref41","article-title":"Statistical inference using extreme value order statistics","volume":"3","author":"pickands","year":"1975","journal-title":"Ann Statist"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151002"},{"key":"ref43","article-title":"Kernel partitioning of streaming applications: A statistical approach to an np-complete problem","author":"radojkovi?","year":"0","journal-title":"Proc 45th Int Symp Microarchitecture (MICRO)"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7350319\/07070708.pdf?arnumber=7070708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:35Z","timestamp":1642003055000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7070708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,1]]},"references-count":64,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2417533","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,1,1]]}}}