{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,11]],"date-time":"2026-08-11T02:13:22Z","timestamp":1786414402689,"version":"3.56.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Intel Corporate Research Council's University Research Office"},{"DOI":"10.13039\/100000015","name":"United State Department of Energy","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006234","name":"Sandia National Laboratories","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006234","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000005","name":"United States Department of Defense","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,1,1]]},"DOI":"10.1109\/tc.2015.2417540","type":"journal-article","created":{"date-parts":[[2015,3,29]],"date-time":"2015-03-29T02:45:19Z","timestamp":1427597119000},"page":"108-121","source":"Crossref","is-referenced-by-count":130,"title":["DRAM Refresh Mechanisms, Penalties, and Trade-Offs"],"prefix":"10.1109","volume":"65","author":[{"given":"Ishwar","family":"Bhati","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mu-Tien","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zeshan","family":"Chishti","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shih-Lien","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937902"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"ref33","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"0","journal-title":"Proc ISCA"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"ref30","article-title":"ESKIMO–energy savings using semantic knowledge of inconsequential memory occupancy for DRAM subsystem","author":"isen","year":"0","journal-title":"Proc MICRO"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref36","first-page":"3114","article-title":"Power7: IBM's next-generation server processor","volume":"63","author":"kalla","year":"2014","journal-title":"IEEE Micro"},{"key":"ref35","first-page":"7","article-title":"Refresh now and then","volume":"30","author":"baek","year":"2010","journal-title":"IEEE Trans Comput"},{"key":"ref34","article-title":"An experimental study of data retention behavior in modern DRAM devices: Implications for retention time profiling mechanisms","author":"liu","year":"0","journal-title":"Proc ISCA"},{"key":"ref10","article-title":"A meta-stable leakage phenomenon in DRAM charge storage variable hold time","author":"yaney","year":"0","journal-title":"Proc IEDM"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref12","article-title":"MARSSx86: A full system simulator for x86 CPUs","author":"patel","year":"2011"},{"key":"ref13","first-page":"41","article-title":"QEMU, a fast and portable dynamic translator","author":"bellard","year":"0","journal-title":"Proc ATEC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"ref15","article-title":"4Gb DDR3 SDRAM Datasheet","year":"2009"},{"key":"ref16","article-title":"Calculating memory system power for DDR3","year":"2007"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"ref18","first-page":"305","article-title":"A comprehensive approach to DRAM power management","author":"hur","year":"0","journal-title":"Proc HPCA"},{"key":"ref19","year":"2006"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"ref4","article-title":"JEDEC DDR3 Standard","year":"2010"},{"key":"ref27","article-title":"Scalable and energy-efficient DRAM refesh techniques","author":"bhati","year":"2014"},{"key":"ref3","article-title":"DDR4 standard specifications","year":"2012"},{"key":"ref6","article-title":"Mobile LPDDR2 SDRAM","year":"2010"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref5","article-title":"Low power double data rate 3 (LPDRR3) standard specifications","year":"2012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31350-9"},{"key":"ref2","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref1","article-title":"Various methods of DRAM refresh","year":"1999"},{"key":"ref20","article-title":"SimPoint 3.0: Faster and more flexible program analysis","author":"hamerly","year":"0","journal-title":"Proc MoBS"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378515"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"ref21","article-title":"DDR3 memory technology","year":"2010","journal-title":"Technology Brief TC100202TB Hewlett-Packard"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283903"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"ref44","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"0","journal-title":"Proceedings of HPC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629295"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"ref25","first-page":"48","author":"mukundan","year":"0","journal-title":"ISCA"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7350319\/07070756.pdf?arnumber=7070756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:36Z","timestamp":1642003056000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7070756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2417540","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,1,1]]}}}