{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:57Z","timestamp":1772725557590,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61402285"],"award-info":[{"award-number":["61402285"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61202026"],"award-info":[{"award-number":["61202026"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61332001"],"award-info":[{"award-number":["61332001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2013M540362"],"award-info":[{"award-number":["2013M540362"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2014T70418"],"award-info":[{"award-number":["2014T70418"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Program of China National 1,000 Young Talent Plan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,1,1]]},"DOI":"10.1109\/tc.2015.2417545","type":"journal-article","created":{"date-parts":[[2015,3,29]],"date-time":"2015-03-29T02:45:19Z","timestamp":1427597119000},"page":"122-135","source":"Crossref","is-referenced-by-count":22,"title":["Energy-Efficient eDRAM-Based On-Chip Storage Architecture for GPGPUs"],"prefix":"10.1109","volume":"65","author":[{"given":"Naifeng","family":"Jing","sequence":"first","affiliation":[]},{"given":"Li","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Chao","family":"Li","sequence":"additional","affiliation":[]},{"given":"Fengfeng","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Xiaoyao","family":"Liang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"342","article-title":"Power-performance co-optimization of throughput core architecture using resistive memory","author":"cao","year":"0","journal-title":"Proc 19th IEEE Int Symp High Perform Comput Archit"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000094"},{"key":"ref31","first-page":"824","article-title":"Architectural power models for SRAM and CAM structures based on hybrid analytical\/empirical techniques","author":"brooks","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref30","year":"2013"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254787"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"ref11","first-page":"1","article-title":"IBM system z10 open systems adapter ethernet data router","volume":"53","author":"m","year":"2009","journal-title":"IBM J Res Develop"},{"key":"ref12","author":"stokes","year":"2009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.45"},{"key":"ref14","year":"2009"},{"key":"ref15","article-title":"Operand collector architecture","author":"liu","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.18"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835955"},{"key":"ref18","year":"2012"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304582"},{"key":"ref28","year":"2013"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705371"},{"key":"ref27","year":"2011"},{"key":"ref3","first-page":"102","article-title":"The implementation of POWER7TM: A highly parallel and scalable multi-core high-end server processor","author":"wendel","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref1","year":"2013"},{"key":"ref20","author":"fung","year":"2013"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629258"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485952"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref23","article-title":"Parallel thread execution ISA","year":"2012"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref25","first-page":"1","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"0","journal-title":"Proc 39th Int Symp Comput Archit"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7350319\/7070762.pdf?arnumber=7070762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:35Z","timestamp":1642003055000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7070762\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,1]]},"references-count":37,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2417545","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,1,1]]}}}