{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T22:23:01Z","timestamp":1771453381494,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61231018"],"award-info":[{"award-number":["61231018"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61303036"],"award-info":[{"award-number":["61303036"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2012M521777"],"award-info":[{"award-number":["2012M521777"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National High Technology Research and Development Program of China","award":["2014AA01A301"],"award-info":[{"award-number":["2014AA01A301"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,2,1]]},"DOI":"10.1109\/tc.2015.2425887","type":"journal-article","created":{"date-parts":[[2015,4,23]],"date-time":"2015-04-23T16:29:51Z","timestamp":1429806591000},"page":"353-366","source":"Crossref","is-referenced-by-count":16,"title":["A Deadlock-Free and Connectivity-Guaranteed Methodology for Achieving Fault-Tolerance in On-Chip Networks"],"prefix":"10.1109","volume":"65","author":[{"given":"Pengju","family":"Ren","sequence":"first","affiliation":[{"name":"Department of Electronic and Information Engineering, Xian Jiaotong University, Xian, Shaanxi, P.R. China"}]},{"given":"Xiaowei","family":"Ren","sequence":"additional","affiliation":[{"name":"Department of Electronic and Information Engineering, Xian Jiaotong University, Xian, Shaanxi, P.R. China"}]},{"given":"Sudhanshu","family":"Sane","sequence":"additional","affiliation":[{"name":"Department of Computer and Information, University of Oregon, Eugene, OR"}]},{"given":"Michel A.","family":"Kinsy","sequence":"additional","affiliation":[{"name":"Department of Computer and Information, University of Oregon, Eugene, OR"}]},{"given":"Nanning","family":"Zheng","sequence":"additional","affiliation":[{"name":"Department of Electronic and Information Engineering, Xian Jiaotong University, Xian, Shaanxi, P.R. China"}]}],"member":"263","reference":[{"key":"ref33","author":"cormen","year":"2009","journal-title":"Introduction to Algorithms"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593141"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.174"},{"key":"ref30","first-page":"845","article-title":"A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip","author":"murali","year":"0","journal-title":"Proc 43rd Annu Design Autom Conf"},{"key":"ref37","author":"u","year":"2012"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.44"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"890","DOI":"10.1109\/TCAD.2012.2184760","article-title":"Hornet: A cycle-level multicore simulator","volume":"31","author":"ren","year":"2012","journal-title":"IEEE Trans Computer-Aided Design Integr Circuits Syst"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/TPDS.1996.4772741","article-title":"Fault-tolerant wormhole routing in meshes without virtual channels","volume":"7","author":"glass","year":"1996","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000096"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.392844"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.41"},{"key":"ref16","first-page":"278","article-title":"The turn model for adaptive routing","author":"glass","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181509"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.2200\/S00209ED1V01Y200907CAC008"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540722"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770788"},{"key":"ref3","article-title":"Transistor aging","author":"keane","year":"2011","journal-title":"IEEE Spectrum"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048399"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.62"},{"key":"ref8","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2012.143"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/49.105178"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1993.395549"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1047"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.46"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7379026\/07093169.pdf?arnumber=7093169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T21:15:36Z","timestamp":1771449336000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7093169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,1]]},"references-count":37,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2425887","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2,1]]}}}