{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:01Z","timestamp":1772725621140,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Spanish Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002924","name":"FEDER","doi-asserted-by":"publisher","award":["TIN2012-38341-C04-01"],"award-info":[{"award-number":["TIN2012-38341-C04-01"]}],"id":[{"id":"10.13039\/501100002924","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel Early Career Faculty Honor Program Award"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,2,1]]},"DOI":"10.1109\/tc.2015.2428694","type":"journal-article","created":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T18:53:13Z","timestamp":1430506393000},"page":"422-434","source":"Crossref","is-referenced-by-count":17,"title":["Bandwidth-Aware On-Line Scheduling in SMT Multicores"],"prefix":"10.1109","volume":"65","author":[{"given":"Josue","family":"Feliu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Duato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336197"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.61"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342542"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736033"},{"key":"ref14","first-page":"481","article-title":"Characterizing the Resource-sharing levels in the UltraSPARC T2 processor","author":"?akarevi?","year":"0","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2009.13"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19448-1_1"},{"key":"ref17","first-page":"517","article-title":"SHARP control: Controlled shared cache management in chip multiprocessors","author":"kandemir","year":"0","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237037"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"ref4","first-page":"283","article-title":"The impact of memory subsystem resource sharing on datacenter applications","author":"lingjia tang","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854306"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.54"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.105"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.15"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30474-6_33"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224449"},{"key":"ref20","first-page":"1","article-title":"Tessellation: Refactoring the OS around explicit resource containers with continuous adaptation","author":"colmenares","year":"0","journal-title":"Proc 50th ACM\/EDAC\/IEEE Des Autom Conf"},{"key":"ref22","first-page":"123","article-title":"L1-bandwidth aware thread allocation in multicore SMT processors","author":"feliu","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1353522.1353531"},{"key":"ref24","author":"molnar","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"ref26","first-page":"164","article-title":"Balancing thoughput and fairness in SMT processors","author":"luo","year":"0","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7379026\/7100868.pdf?arnumber=7100868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:58:13Z","timestamp":1642003093000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7100868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,1]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2428694","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,2,1]]}}}