{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:27:29Z","timestamp":1758709649999,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["MOST 103-2221-E-001-012-MY2"],"award-info":[{"award-number":["MOST 103-2221-E-001-012-MY2"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,2,1]]},"DOI":"10.1109\/tc.2015.2428702","type":"journal-article","created":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T18:53:13Z","timestamp":1430506393000},"page":"448-465","source":"Crossref","is-referenced-by-count":8,"title":["Capacity-Independent Address Mapping for Flash Storage Devices with Explosively Growing Capacity"],"prefix":"10.1109","volume":"65","author":[{"given":"Ming-Chang","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Po-Chun","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2011","journal-title":"64Gib TLC NAND Flash Memory Features FNNB74A","key":"ref31"},{"year":"2010","journal-title":"SLC NAND Flash Memory Features MT29F8G08ABACA","key":"ref30"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/MSST.2011.5937225"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ASPDAC.2014.6742955"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.7873\/DATE.2013.087"},{"key":"ref13","article-title":"Flash file system. US Patent 5,404,485","author":"ban","year":"1995","journal-title":"M-Systems"},{"year":"1998","journal-title":"Flash-memory Translation Layer for NAND Flash (NFTL)","key":"ref14"},{"key":"ref15","first-page":"507","article-title":"KAST: K-associative sector translation for NAND flash memory in real-time systems","author":"cho","year":"0","journal-title":"Proc Conf Des Autom Test Eur"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/1275986.1275990"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/1811039.1811089"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/1508244.1508271"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/2024724.2024730"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1145\/1416944.1416949"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TC.2012.60"},{"year":"2006","journal-title":"K9GAG08U0M 2G 8bit NAND Flash Memory Data Sheet","key":"ref27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1629911.1630130"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1016\/S0164-1212(99)00059-X"},{"year":"2008","journal-title":"MLC NAND Flash Features MT29F32G08CBAAA","key":"ref29"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/146941.146943"},{"key":"ref8","article-title":"BPLRU: a buffer management scheme for improving random writes in flash storage","author":"kim","year":"0","journal-title":"Proc USENIX Conf File Storage Technol"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/2463209.2488938"},{"key":"ref2","first-page":"57","article-title":"Design tradeoffs for SSD performance","author":"agrawal","year":"0","journal-title":"Proc USENIX Annu Tech Conf"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TC.2008.224"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2380445.2380521"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/ICCAD.2008.4694174"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/DATE.2010.5456923"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/1233501.1233624"},{"year":"2011","journal-title":"24nm 64Gb eX3 (8LC) 3V NAND Flash Memory Data Sheet","key":"ref24"},{"year":"2011","journal-title":"32Gb A-die Toggle NAND Flash Data Sheet","key":"ref23"},{"year":"2003","author":"dan","journal-title":"Implementing MLC NAND Flash Memory for Cost-Effective High-capacity Memory","key":"ref26"},{"year":"2012","journal-title":"Tx58NVGxDCJAx0 MLC NAND Flash Data Sheet","key":"ref25"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7379026\/7100860.pdf?arnumber=7100860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:58:14Z","timestamp":1642003094000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7100860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,1]]},"references-count":31,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2428702","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,2,1]]}}}