{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:34:46Z","timestamp":1761896086097,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korean government","award":["2012R1A2A2A06047297"],"award-info":[{"award-number":["2012R1A2A2A06047297"]}]},{"DOI":"10.13039\/501100003662","name":"MKE\/KEIT","doi-asserted-by":"publisher","award":["10041608"],"award-info":[{"award-number":["10041608"]}],"id":[{"id":"10.13039\/501100003662","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,3,1]]},"DOI":"10.1109\/tc.2015.2435772","type":"journal-article","created":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T19:04:41Z","timestamp":1432148681000},"page":"940-951","source":"Crossref","is-referenced-by-count":42,"title":["Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture"],"prefix":"10.1109","volume":"65","author":[{"given":"Junwhan","family":"Ahn","sequence":"first","affiliation":[]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref13","first-page":"143","article-title":"Technology comparison for large last-level\n caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"0","journal-title":"Proc Int Symp High Perform Comput Archit"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"journal-title":"Calculating Memory System Power for DDR3","year":"0","key":"ref30"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629298"},{"key":"ref33","first-page":"81","article-title":"Pinpointing representative portions of large Intel $\\reg$\n Itanium\n $\\reg$ programs with dynamic\n instrumentation","author":"patil","year":"0","journal-title":"Proc Int Symp Microarchit"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333708"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241616"},{"key":"ref2","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile\n memories","author":"wu","year":"0","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"journal-title":"2Gb X4 X8 X16 DDR3 SDRAM","year":"0","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"article-title":"CACTI 6.0: A tool to model large caches","year":"2009","author":"muralimanohar","key":"ref25"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333738"},{"key":"ref42","first-page":"371","article-title":"Resistive computation:\n Avoiding the power wall with low-leakage, STT-MRAM based computing","author":"guo","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032192"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158249"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2203589"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333717"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2011.6088521"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2248418.2248434"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1880037.1880040"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7401237\/7110550.pdf?arnumber=7110550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T21:12:49Z","timestamp":1682629969000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7110550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,1]]},"references-count":43,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2435772","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,3,1]]}}}