{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T13:05:40Z","timestamp":1707829540925},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,2,1]]},"DOI":"10.1109\/tc.2015.2435775","type":"journal-article","created":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T19:04:41Z","timestamp":1432148681000},"page":"640-653","source":"Crossref","is-referenced-by-count":3,"title":["Three Snakes in One Hole: The First Systematic Hardware Accelerator Design for SOSEMANUK with Optional Serpent and SNOW 2.0 Modes"],"prefix":"10.1109","volume":"65","author":[{"given":"Goutam","family":"Paul","sequence":"first","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.19"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/s12095-012-0074-6","article-title":"Designing integrated accelerator for stream ciphers with structural similarities","volume":"5","author":"sen","year":"2013","journal-title":"Cryptography and Communications"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/JPROC.2006.873611","author":"saleh","year":"2006","journal-title":"Proc IEEE"},{"key":"ref32","year":"0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref30","year":"2008","journal-title":"US Patent Number 7403615"},{"key":"ref37","first-page":"196","article-title":"HiPAcc-LTE: An integrated high performance accelerator for 3GPP LTE stream Ciphers","author":"gupta","year":"0","journal-title":"Proc Int Conf Cryptol India"},{"key":"ref36","author":"schaumont","year":"0","journal-title":"State Art Stream CiphersSASC"},{"key":"ref35","first-page":"304","article-title":"Unified hardware architecture for 128-bit block ciphers AES and Camellia","volume":"2779","author":"satoh","year":"0","journal-title":"Proc 5th Int Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref34","first-page":"316","article-title":"Differential fault analysis of SOSEMANUK","volume":"6737","author":"salehani","year":"0","journal-title":"Proc 4th Int Conf Progress Cryptol Africa"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_12"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2010.5521153"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CIS.2012.115"},{"key":"ref2","author":"ahmadi","year":"2005"},{"key":"ref1","year":"1997"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17373-8_9"},{"key":"ref22","author":"g\u00fcrkaynak","year":"2015"},{"key":"ref21","first-page":"191","article-title":"Hardware results for selected stream cipher candidates","author":"good","year":"0","journal-title":"State Art Stream CiphersSASC"},{"key":"ref24","first-page":"60","article-title":"A 3.84 Gbits\/s AES crypto coprocessor with modes of operation in a 0.18-$\\mu$ m CMOS technology","author":"hodjat","year":"0","journal-title":"Proc 15th ACM Great Lakes Symp VLSI"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCS.2008.4746906"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89255-7_32"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2003.1562548"},{"key":"ref50","first-page":"465","article-title":"An efficient 21.56 Gbps AES implementation on FPGA","author":"zhang","year":"0","journal-title":"Proc 38th Asilomar Conf Signals Syst Comput"},{"key":"ref10","first-page":"222","article-title":"Serpent: A new block cipher proposal","author":"biham","year":"0","journal-title":"Proc Int Workshop Fast Software Encrypt"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68351-3_9"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488898"},{"key":"ref12","author":"bos","year":"2009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14423-3_8"},{"key":"ref14","author":"daemen","year":"2001"},{"key":"ref15","article-title":"SNOW-a new stream cipher","author":"ekdahl","year":"0","journal-title":"Proc 1st Open NESSIE Workshop"},{"key":"ref16","first-page":"47","article-title":"A new version of the stream cipher SNOW","author":"ekdahl","year":"0","journal-title":"Proc Selected Areas in Cryptography 9th Annual International Workshop"},{"key":"ref17","year":"0"},{"key":"ref18","first-page":"281","article-title":"SNOW 2.0 IP core for trusted hardware","author":"fang","year":"0","journal-title":"Proc Int Conf Field Programm Logic Appl"},{"key":"ref19","year":"0"},{"key":"ref4","author":"asanovic","year":"2006"},{"key":"ref3","year":"0"},{"key":"ref6","author":"bertoni","year":"2011"},{"key":"ref5","author":"at","year":"2012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271518"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0009-8"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2007.286"},{"key":"ref9","first-page":"7","article-title":"Exploring security-performance trade-offs during hardware accelerator design of stream cipher RC4","author":"chattopadhyay","year":"2012","journal-title":"Proc IEEE\/IFIP 20th Int Conf VLSI Syst -on-Chip"},{"key":"ref46","year":"2006"},{"key":"ref45","year":"0"},{"key":"ref48","author":"tsunoo","year":"2006"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272151"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16342-5_17"},{"key":"ref41","first-page":"334","article-title":"Efficient implementation of Rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs","author":"standaert","year":"0","journal-title":"Proc 5th Int Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref44","year":"0"},{"key":"ref43","year":"0"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7379026\/07110573.pdf?arnumber=7110573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:58:14Z","timestamp":1642003094000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7110573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,1]]},"references-count":50,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2435775","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,2,1]]}}}