{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:08Z","timestamp":1740131888833,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61028004"],"award-info":[{"award-number":["61028004"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1217662","1255729"],"award-info":[{"award-number":["1217662","1255729"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Laboratory of Mathematical Engineering and Advanced Computing","award":["2014A08"],"award-info":[{"award-number":["2014A08"]}]},{"DOI":"10.13039\/501100003816","name":"Huawei Technologies Co.","doi-asserted-by":"publisher","award":["YB2014100047"],"award-info":[{"award-number":["YB2014100047"]}],"id":[{"id":"10.13039\/501100003816","id-type":"DOI","asserted-by":"publisher"}]},{"name":"IBM Visiting Scholar Program","award":["VS2 01102X"],"award-info":[{"award-number":["VS2 01102X"]}]},{"DOI":"10.13039\/100004316","name":"IBM Faculty Award","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004316","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,3,1]]},"DOI":"10.1109\/tc.2015.2435790","type":"journal-article","created":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T19:04:41Z","timestamp":1432148681000},"page":"847-859","source":"Crossref","is-referenced-by-count":0,"title":["Building Expressive and Area-Efficient Directories with Hybrid Representation and Adaptive Multi-Granular Tracking"],"prefix":"10.1109","volume":"65","author":[{"given":"Peng","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Fang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael C.","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guofan","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref39"},{"year":"2010","journal-title":"Design Vision User Guide Version D-2010 03-SP2","key":"ref38"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/ISCA.2005.31"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1145\/2000064.2000076"},{"key":"ref31","first-page":"299","article-title":"Building expressive, area-efficient coherence directories","author":"fang","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref30","first-page":"172","article-title":"An efficient hybrid cache coherence protocol for shared memory multiprocessors","author":"chang","year":"0","journal-title":"Proc Int Conf Parallel Process"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/ISCA.1997.604692"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1145\/70082.68205"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/MICRO.2007.14"},{"key":"ref34","first-page":"234","article-title":"RegionScout: Exploiting coarse grain sharing in snoop-based coherence","author":"moshovos","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"year":"1992","author":"simoni","article-title":"Cache coherence directories for scalable multiprocessors","key":"ref10"},{"key":"ref40","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/1454115.1454138"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/PACT.2009.24"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/MICRO.2012.39"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2540708.2540739"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/1250662.1250670"},{"key":"ref16","article-title":"Inside Intel core microarchitecture (Nehalem)","author":"singhal","year":"0","journal-title":"Hot Chips"},{"key":"ref17","first-page":"280","article-title":"An evaluation of directory schemes for cache coherence","author":"agarwal","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/379189.379198"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/HPCA.2012.6168950"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/2.55503"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TC.1978.1675013"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1145\/1669112.1669166"},{"key":"ref3","first-page":"22","article-title":"UltraSPARC T2: A highly-threaded, power-efficient, SPARC SOC","author":"shah","year":"0","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref6","first-page":"341","article-title":"SLiD–A cost-effective and scalable limited-directory scheme for cache coherence","author":"chen","year":"0","journal-title":"Proc Int PARLE Conf Parallel Archit Languages Eur"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/SPDP.1992.242703"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/106972.106995"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/978-1-4615-3604-8_9"},{"key":"ref7","first-page":"258","article-title":"Segment directory enhancing the limited directory cache coherence schemes","author":"choi","year":"0","journal-title":"Proc Int Parallel Distrib Process Symp"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MM.2010.38"},{"key":"ref9","first-page":"138","article-title":"An empirical evaluation of two memory-efficient directory methods","author":"o\u2019krafka","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MM.2010.31"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1007\/s11390-010-9321-5"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/71.139202"},{"year":"1992","author":"wallach","article-title":"PHD: A hierarchical cache coherent protocol","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref42","DOI":"10.1109\/ISCA.1995.524546"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/PACT.2011.10"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref23","first-page":"135","article-title":"SPACE: Sharing pattern-based directory coherence for multicore scalability","author":"zhao","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1145\/181181.181271"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1145\/1454115.1454128"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/HPCA.2001.903255"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/12\/7401237\/7110590-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7401237\/07110590.pdf?arnumber=7110590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:56:18Z","timestamp":1649444178000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7110590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,1]]},"references-count":43,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2435790","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,3,1]]}}}