{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T01:09:12Z","timestamp":1760404152009},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,3,1]]},"DOI":"10.1109\/tc.2015.2462820","type":"journal-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T18:52:14Z","timestamp":1438282334000},"page":"770-780","source":"Crossref","is-referenced-by-count":2,"title":["A Local Parallel Search Approach for Memory Failure Pattern Identification"],"prefix":"10.1109","volume":"65","author":[{"given":"Bing-Yang","family":"Lin","sequence":"first","affiliation":[]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Mincent","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hung-Chih","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ching-Nen","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Min-Jer","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/43.44511"},{"key":"ref30","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.922801"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.45207"},{"key":"ref12","first-page":"165","article-title":"RAMSES: A fast memory fault simulator","author":"wu","year":"1999","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.54"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895609"},{"key":"ref15","first-page":"687","article-title":"Interactive graphical analysis of bit-fail map data using interactive pattern recognition","author":"sindahl","year":"1987","journal-title":"Proc Int Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.21126"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114100"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2011.5898161"},{"key":"ref19","first-page":"97","article-title":"Memory fault diagnosis by syndrome compression","author":"li","year":"2001","journal-title":"Proc Int Conf Des Autom Test Eur"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2073489"},{"key":"ref4","first-page":"29","article-title":"Fault pattern oriented defect diagnosis for memories","author":"wang","year":"2003","journal-title":"Proc Int Test Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016557927479"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873789"},{"key":"ref6","first-page":"234","article-title":"A memory failure pattern analyzer for memory diagnosis and repair","author":"lin","year":"2012","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675432"},{"key":"ref5","first-page":"595","article-title":"FAME: A fault-pattern based memory failure analysis framework","author":"cheng","year":"2003","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966641"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.16"},{"key":"ref2","author":"wang","year":"2006","journal-title":"Design for Testability VLSI Test Principles and Architectures"},{"key":"ref9","first-page":"194","article-title":"SmartBitTM: Bitmap to defect correlation software for yield improvement","author":"merino","year":"2000","journal-title":"Proc IEEE\/SEMI Adv Semicond Manuf Conf Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2014.6898207"},{"key":"ref20","first-page":"709","article-title":"Embedded infrastructure IP for SOC yield improvement","author":"zorian","year":"2002","journal-title":"Proc IEEE\/ACM Des Autom Conf"},{"key":"ref22","first-page":"256","article-title":"Defect oriented fault analysis for SRAM","author":"huang","year":"2003","journal-title":"Proc IEEE Asian Test Symp"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2013.2243766"},{"key":"ref24","first-page":"1","article-title":"Built in defect prognosis for embedded memories","author":"dubey","year":"2007","journal-title":"Proc IEEE Des Diagnostics Electron Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/66.401009"},{"key":"ref26","author":"van de goor","year":"1998","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.144"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7401237\/07173026.pdf?arnumber=7173026","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:29Z","timestamp":1642006049000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7173026\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,1]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2462820","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,3,1]]}}}