{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:14Z","timestamp":1740131894137,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Arag\u00f3n Government"},{"DOI":"10.13039\/100002854","name":"European ESF","doi-asserted-by":"publisher","award":["TIN2013-46957-C2-1-P","TIN2012-34557"],"award-info":[{"award-number":["TIN2013-46957-C2-1-P","TIN2012-34557"]}],"id":[{"id":"10.13039\/100002854","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Consolider NoE","award":["TIN2014-52608-REDC"],"award-info":[{"award-number":["TIN2014-52608-REDC"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,3,1]]},"DOI":"10.1109\/tc.2015.2479585","type":"journal-article","created":{"date-parts":[[2015,9,18]],"date-time":"2015-09-18T14:53:05Z","timestamp":1442587985000},"page":"755-769","source":"Crossref","is-referenced-by-count":17,"title":["Concertina: Squeezing in Cache Content to Operate at Near-Threshold Voltage"],"prefix":"10.1109","volume":"65","author":[{"given":"Alexandra","family":"Ferreron","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dario","family":"Suarez-Gracia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jesus","family":"Alastruey-Benede","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teresa","family":"Monreal-Arnal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pablo","family":"Ibanez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1109\/MICRO.2000.898072","article-title":"Dynamic zero compression for cache energy reduction","author":"villa","year":"0","journal-title":"Proc 33rd ACM\/IEEE Int Symp Microarchitecture"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056021"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358087"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522347"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.41"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025766"},{"key":"ref40","first-page":"258","article-title":"Frequent value compression in data caches","author":"yang","year":"0","journal-title":"33rd IEEE\/ACM Int'l Symp on Microarch"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657054"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176876"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749715"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"article-title":"Implementation of an LRU and MRU algorithm in a partitioned cache","year":"2005","author":"johns","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.81"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360518"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749758"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2033621"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892185"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522348"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155670"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522312"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647605"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543757"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.22"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452017"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7401237\/07272076.pdf?arnumber=7272076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:29Z","timestamp":1641988049000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7272076\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,1]]},"references-count":42,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2479585","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,3,1]]}}}