{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T21:40:10Z","timestamp":1769895610077,"version":"3.49.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Dutch government"},{"name":"Morpheus project","award":["PNE101003"],"award-info":[{"award-number":["PNE101003"]}]},{"DOI":"10.13039\/100007065","name":"NVIDIA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007065","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Education of Spain","award":["TIN2010-16144"],"award-info":[{"award-number":["TIN2010-16144"]}]},{"name":"Junta de Andaluc\u00eda of Spain","award":["TIC-1692"],"award-info":[{"award-number":["TIC-1692"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,7,1]]},"DOI":"10.1109\/tc.2015.2479595","type":"journal-article","created":{"date-parts":[[2015,9,18]],"date-time":"2015-09-18T02:08:41Z","timestamp":1442542121000},"page":"2045-2058","source":"Crossref","is-referenced-by-count":4,"title":["Configurable XOR Hash Functions for Banked Scratchpad Memories in GPUs"],"prefix":"10.1109","volume":"65","author":[{"given":"Gert-Jan","family":"van den Braak","sequence":"first","affiliation":[]},{"given":"Juan","family":"Gomez-Luna","sequence":"additional","affiliation":[]},{"given":"Jose Maria","family":"Gonzalez-Linares","sequence":"additional","affiliation":[]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[]},{"given":"Nicolas","family":"Guil","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2010.5642066"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref12","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","author":"stratton","year":"2012"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375559"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442539"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01970-8_93"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657065"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s00138-012-0443-3"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32820-6_92"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.107"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.13"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219143"},{"key":"ref6","year":"0"},{"key":"ref5","first-page":"239","article-title":"Aristotle: A performance impact indicator for the openCL kernels using local memory","volume":"22","author":"varbanescu","year":"2014","journal-title":"Sci Program"},{"key":"ref8","article-title":"NVIDIA CUDA C Programming Guide 6.0","year":"0"},{"key":"ref7","article-title":"CUDA profiler 6.0","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.122"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243736"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2012.194"},{"key":"ref20","article-title":"Lock mechanism to enable atomic updates to shared memory","author":"coon","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382556"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.319"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263599"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882588"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021601"},{"key":"ref25","first-page":"276","article-title":"XOR-schemes: A flexible data organization in parallel memories","author":"frailong","year":"0","journal-title":"Proc Int Conf Parallel Process"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7486166\/07271051.pdf?arnumber=7271051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:04Z","timestamp":1641987904000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7271051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,1]]},"references-count":27,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2479595","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,7,1]]}}}