{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:24:12Z","timestamp":1766298252107,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"NSERC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,7,1]]},"DOI":"10.1109\/tc.2015.2479617","type":"journal-article","created":{"date-parts":[[2015,9,18]],"date-time":"2015-09-18T02:08:41Z","timestamp":1442542121000},"page":"2143-2157","source":"Crossref","is-referenced-by-count":15,"title":["Multiple-Bit Parity-Based Concurrent Fault Detection Architecture for Parallel CRC Computation"],"prefix":"10.1109","volume":"65","author":[{"given":"Dipanwita","family":"Gangopadhyay","sequence":"first","affiliation":[]},{"given":"Arash","family":"Reyhani-Masoleh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/90.477710"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.24"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988954"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.823655"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821940"},{"journal-title":"Design and Analysis of Fault-Tolerant Digital Systems","year":"1989","author":"johnson","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899241"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.13"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.32"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.08.007"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.60527"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234528"},{"key":"ref12","first-page":"445","article-title":"A systematic approach for parallel CRC computations","volume":"17","author":"shieh","year":"2001","journal-title":"J Inf Sci Eng"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/54.922807"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882213"},{"key":"ref15","first-page":"713","author":"cheng","year":"0","journal-title":"“Panasas"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2011.2159495"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074742"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61730-2_16"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.416.0705"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1147\/rd.421.0117"},{"year":"0","key":"ref4"},{"key":"ref27","first-page":"72","article-title":"Sun flips bits in chips","volume":"878","author":"larner","year":"1997","journal-title":"Electron Times"},{"year":"0","key":"ref3"},{"year":"0","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.7773"},{"journal-title":"Error Control Coding","year":"1983","author":"lin","key":"ref7"},{"year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/26.141415"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287814"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965100"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653582"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2230655"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/92.285745"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCN.2007.4317846"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7486166\/07271022.pdf?arnumber=7271022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:04Z","timestamp":1641987904000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7271022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,1]]},"references-count":39,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2479617","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,7,1]]}}}