{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:13Z","timestamp":1740131893481,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Basic Research Program of China","doi-asserted-by":"crossref","award":["2011CB302503"],"award-info":[{"award-number":["2011CB302503"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61221062","61376043","61432017","61572470","61532017"],"award-info":[{"award-number":["61221062","61376043","61432017","61572470","61532017"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,3,1]]},"DOI":"10.1109\/tc.2015.2479619","type":"journal-article","created":{"date-parts":[[2015,9,18]],"date-time":"2015-09-18T06:08:41Z","timestamp":1442556521000},"page":"716-729","source":"Crossref","is-referenced-by-count":5,"title":["CoreRank: Redeeming \u201cSick Silicon\u201d by Dynamically Quantifying Core-Level Healthy Condition"],"prefix":"10.1109","volume":"65","author":[{"given":"Guihai","family":"Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faqiang","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237019"},{"key":"ref35","first-page":"520","article-title":"Exploiting structural duplication for lifetime reliability enhancement","author":"adve","year":"0","journal-title":"Proc Annu Int Symp Comput Archit"},{"key":"ref12","article-title":"Pack and cap: Adaptive DVFs and thread\n packing under power caps","author":"cochran","year":"2011","journal-title":"Micro"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2009.12"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"874","DOI":"10.1109\/JSSC.2008.917502","article-title":"Silicon\n odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits","volume":"43","author":"tae-hyoung","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","article-title":"Mitigating the effects of process variations: Architectural approaches for\n improving batch performance","author":"das","year":"2007","journal-title":"Int Workshop on Architectural Support for Gigascale Integration"},{"key":"ref36","first-page":"177","article-title":"The impact of technology scaling on lifetime reliability","author":"adve","year":"0","journal-title":"Proc Int Conf Dependable Syst Netw"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749712"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240944"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169043"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240944"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197745"},{"key":"ref32","first-page":"1321","article-title":"The md5 message-digest algorithm","year":"1992","journal-title":"Request for Comments (RFC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416636"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2052839"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"article-title":"big.little processing with arm cortex-a15 & cortex-a7","year":"2011","author":"greenhalgh","key":"ref19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39118-5_20"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630067"},{"journal-title":"ITRS report","article-title":"Process integration, devices, and structures summary","year":"2013","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382138"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283827"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816025"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433922"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798265"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169034"},{"key":"ref21","first-page":"122","article-title":"MSWAT: Low-cost hardware fault detection and diagnosis for\n multicore systems","author":"hari","year":"0","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.33"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485924"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/78973.78978"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555769"},{"key":"ref8","first-page":"1","article-title":"Sniper:\n Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"0","journal-title":"Proc Int Conf High Perform Comput Netw Storage Anal"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433919"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131612"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278667"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/775919.775920"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1250727.1250728"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7401237\/7271059.pdf?arnumber=7271059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T21:00:23Z","timestamp":1682629223000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7271059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,1]]},"references-count":44,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2479619","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,3,1]]}}}