{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:45:12Z","timestamp":1761648312467},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,3,1]]},"DOI":"10.1109\/tc.2015.2479628","type":"journal-article","created":{"date-parts":[[2015,9,18]],"date-time":"2015-09-18T06:08:41Z","timestamp":1442556521000},"page":"706-715","source":"Crossref","is-referenced-by-count":5,"title":["Boolean and Pseudo-Boolean Test Generation for Feedback Bridging Faults"],"prefix":"10.1109","volume":"65","author":[{"given":"Michele","family":"Favalli","sequence":"first","affiliation":[]},{"given":"Marcello","family":"Dalpasso","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.536723"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-2360-5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343801"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-008-5084-0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294793"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816141"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref10","first-page":"1","article-title":"Efficient SMT-based ATPG for interconnect open defects","author":"erb","year":"0","journal-title":"Proc Design Automation Test Eur Conf Exhib"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639668"},{"key":"ref1","first-page":"1","article-title":"Defect oriented testing","author":"aitken","year":"2006","journal-title":"Advances in Electronic Testing"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3233\/SAT190014"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.187"},{"key":"ref19","author":"biere","year":"2009","journal-title":"Handbook of Satisfiability"},{"key":"ref18","first-page":"290","article-title":"Robust timing-aware test generation using pseudo-Boolean optimization","author":"eggersgl\u00fc\u00df","year":"0","journal-title":"Proc IEEE 21st Asian Test Symp"},{"key":"ref24","author":"orshanky","year":"2008","journal-title":"Design for Manufacturability and Statistical Design A Constructive Approach"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/775919.775920"},{"key":"ref26","author":"yang","year":"1988"},{"key":"ref25","first-page":"502","article-title":"An extensible SAT solver","author":"e\u00e9n","year":"0","journal-title":"Proc 6th Int Conf Theory Appl Satisfiability Testing"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014985307989"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.803637"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810725"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref29","first-page":"663","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran","author":"brglez","year":"0","journal-title":"Proc IEEE Int Symp Circuit Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.660170"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676604"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.11"},{"key":"ref4","first-page":"1527","article-title":"An examination of feedback bridging faults in digital CMOS circuits","author":"koch","year":"0","journal-title":"Proc IEEE Int Symp Circuit Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-5287-6"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.466345"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743175"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7401237\/7271034.pdf?arnumber=7271034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T20:43:21Z","timestamp":1682628201000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7271034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,1]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2479628","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,3,1]]}}}