{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:33:31Z","timestamp":1774802011794,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,3,1]]},"DOI":"10.1109\/tc.2015.2481411","type":"journal-article","created":{"date-parts":[[2015,9,23]],"date-time":"2015-09-23T20:01:12Z","timestamp":1443038472000},"page":"730-743","source":"Crossref","is-referenced-by-count":14,"title":["A Power-Aware Approach for Online Test Scheduling in Many-Core Architectures"],"prefix":"10.1109","volume":"65","author":[{"given":"Mohammad-Hashem","family":"Haghbayan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir-Mohammad","family":"Rahmani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Miele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Fattah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974677"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.35"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.158"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"ref15","first-page":"1","article-title":"A Linux-governor based dynamic reliability manager for Android\n mobile devices","author":"mercati","year":"0","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2203600"},{"key":"ref14","article-title":"Failure mechanisms and models for semiconductor devices","year":"0"},{"key":"ref36","first-page":"15","article-title":"Dynamic voltage scaling aware delay fault testing","author":"ali","year":"0","journal-title":"Proc Eur Test Symp"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873688"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651931"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2014.6868778"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488782"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742914"},{"key":"ref2","first-page":"1131","article-title":"Is dark silicon useful? harnessing the four horsemen of the coming\n dark silicon apocalypse","author":"taylor","year":"0","journal-title":"Proc Des Autom Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2661645"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656103"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244142"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370821"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974729"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000089"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.34"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.85"},{"key":"ref26","first-page":"74","article-title":"Optimal core wrapper width selection and SOC test\n scheduling based on 3-D bin packing algorithm","author":"yu","year":"0","journal-title":"Proc Int Test Conf"},{"key":"ref25","first-page":"100","article-title":"Using a distributed rectangle bin-packing\n approach for core-based SoC test scheduling with power constraints","author":"xia","year":"0","journal-title":"Proc Int Conf Comput Aided Des"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1521","DOI":"10.7873\/DATE.2015.0992","article-title":"Distributed Reinforcement Learning for Power Limited Many-Core System Performance Optimization","author":"zhuo chen","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118319"},{"key":"ref22","year":"0"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2014.100"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"ref43","year":"0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219022"},{"key":"ref29","first-page":"1","article-title":"Multi-site test optimization for multi-Vdd SoCs using space- and\n time- division multiplexing","author":"vartziotis","year":"0","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref8","article-title":"Dark vs. dim silicon and near-threshold computing\n extended results","author":"wang","year":"2012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962075"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273517"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604071"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818755"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0771"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref40","author":"navabi","year":"2010","journal-title":"Digital System Test and Testable Design Using HDL Models and Architectures"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7401237\/7274663.pdf?arnumber=7274663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T22:27:39Z","timestamp":1682634459000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7274663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,1]]},"references-count":45,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2481411","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,3,1]]}}}