{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T22:29:41Z","timestamp":1768343381129,"version":"3.49.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1109\/tc.2015.2490058","type":"journal-article","created":{"date-parts":[[2015,10,13]],"date-time":"2015-10-13T18:41:10Z","timestamp":1444761670000},"page":"1-1","source":"Crossref","is-referenced-by-count":6,"title":["Low-Cost and High-Reduction Approaches for Power Droop During Launch-On-Shift Scan-Based Logic BIST"],"prefix":"10.1109","author":[{"given":"Martin","family":"Omana","sequence":"first","affiliation":[]},{"given":"Daniele","family":"Rossi","sequence":"additional","affiliation":[]},{"given":"Edda","family":"Beniamino","sequence":"additional","affiliation":[]},{"given":"Cecilia","family":"Metra","sequence":"additional","affiliation":[]},{"given":"Chandra","family":"Tirumurti","sequence":"additional","affiliation":[]},{"given":"Rajesh","family":"Galivanche","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.69"},{"key":"ref11","first-page":"265","article-title":"On low-capture-power test generation for scan testing","author":"wen","year":"0","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref12","first-page":"177","article-title":"At-speed scan test with low switching activity","author":"moghaddan","year":"0","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref13","author":"wang","year":"2007","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"ref15","first-page":"110","article-title":"Low-energy BIST design: Impact of the LFSR TGP parameters on the weighted switching activity","author":"girard","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.50"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.46"},{"key":"ref18","first-page":"1","article-title":"Power-aware at-speed scan test methodology for circits with synchronous clocks","author":"nadeau-dostie","year":"0","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref19","first-page":"1","article-title":"Novel approach to reduce power droop during scan-based logic BIST","author":"oma\u00f1a","year":"0","journal-title":"Proc IEEE Eur Test Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.83"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.77"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70794"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.77"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.27"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.49"},{"key":"ref2","first-page":"140","article-title":"A low power pseudo-random BIST technique","author":"reddy","year":"0","journal-title":"Proc IEEE Int On-Line Testing Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923454"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231071"},{"key":"ref20","first-page":"21","article-title":"Power droop reduction during launch-on-shift scan-based logic BIST","author":"oma\u00f1a","year":"2014","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743303"},{"key":"ref21","first-page":"1","article-title":"Lessons from at-speed scan deployment on an Intel® Itanium® microprocessor","author":"pant","year":"0","journal-title":"Proc IEEE Int Test Conf"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/07296618.pdf?arnumber=7296618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:58Z","timestamp":1642005958000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7296618\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2490058","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2015]]}}}