{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:55Z","timestamp":1763468275033},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,8,1]]},"DOI":"10.1109\/tc.2015.2493533","type":"journal-article","created":{"date-parts":[[2015,10,23]],"date-time":"2015-10-23T16:05:57Z","timestamp":1445616357000},"page":"2534-2547","source":"Crossref","is-referenced-by-count":3,"title":["PBC: Prefetched Blocks Compaction"],"prefix":"10.1109","volume":"65","author":[{"given":"K.","family":"Raghavendra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biswabandan","family":"Panda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhu","family":"Mutyam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"164","article-title":"Balancing throughput and fairness in SMT processors","author":"luo","year":"0","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346200"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542288"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237037"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"ref28","first-page":"145","article-title":"SC$^2$ : A statistical compression cache scheme","author":"arelakis","year":"0","journal-title":"Proc 41st Annu Int Symp Comput Archit"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540715"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/192007.192072"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645815"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1274999"},{"key":"ref9","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"ref20","first-page":"63","article-title":"Feedback directed prefetching: Improving the performance and bandwidth-efficiency of hardware prefetchers","author":"mutlu","year":"0","journal-title":"Proc IEEE 13th Int Symp High Perform Comput Archit"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref21","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240590"},{"key":"ref23","article-title":"Cacti 6.0: A tool to understand large caches","author":"muralimanohar","year":"2007"},{"key":"ref26","article-title":"Frequent pattern compression: A significance-based compression scheme for L2 caches","author":"alameldeen","year":"2004"},{"key":"ref25","first-page":"258","article-title":"Frequent value compression in data caches","author":"zhang","year":"0","journal-title":"Proc 33rd Annu ACM\/IEEE Int Symp Microarchitecture"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7506354\/07303910.pdf?arnumber=7303910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:57Z","timestamp":1642005957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7303910\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8,1]]},"references-count":29,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2493533","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,8,1]]}}}