{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:15Z","timestamp":1740131895613,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,8,1]]},"DOI":"10.1109\/tc.2015.2493535","type":"journal-article","created":{"date-parts":[[2015,10,23]],"date-time":"2015-10-23T12:05:57Z","timestamp":1445601957000},"page":"2652-2658","source":"Crossref","is-referenced-by-count":6,"title":["FTCAM: An Area-Efficient Flash-Based Ternary CAM Design"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2916-7694","authenticated-orcid":false,"given":"Viacheslav V.","family":"Fedorov","sequence":"first","affiliation":[]},{"given":"Monther","family":"Abusultan","sequence":"additional","affiliation":[]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"journal-title":"Proc 14th Conf Ann European Symp","article-title":"Competitive analysis of flash-memory algorithms","year":"0","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.903060"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2000.853719"},{"journal-title":"Digital Design Principles and Practices","year":"1990","author":"wakerly","key":"ref12"},{"key":"ref13","first-page":"3318","article-title":"A low-power monolithically stacked 3D-TCAM","author":"lin","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007735"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155660"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1020","DOI":"10.1109\/TED.2008.916769","article-title":"Modeling of Vth shift in NAND flash-memory cell device considering crosstalk and short-channel effects","volume":"55","author":"lee","year":"2008","journal-title":"IEEE Trans Electron Devices"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICNIDC.2010.5657806"},{"key":"ref19","first-page":"125","article-title":"32nm 3-bit 32gb NAND flash memory with DPT (double patterning technology) process for mass production","author":"park","year":"0","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000517"},{"journal-title":"Digital Integrated Circuits","year":"2003","author":"rabaey","key":"ref4"},{"year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.34085"},{"year":"0","key":"ref6","article-title":"HSPICE user's manual"},{"key":"ref29","first-page":"9","article-title":"Write endurance in flash drives: Measurements and analysis","author":"boboila","year":"0","journal-title":"Proc 8th USENIX Conf File Storage Technol"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974662"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCN.2003.1284205"},{"year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1991.147548"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1993.253403"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479011"},{"year":"0","key":"ref22"},{"key":"ref21","first-page":"216","article-title":"Highly reliable 26nm 64\ufffdGb MLC E2NAND (embedded-ECC and enhanced-efficiency) flash memory with MSP (memory signal processing) controller","author":"shim","year":"0","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289911"},{"key":"ref23","first-page":"1","article-title":"A scalable stacked gate NOR\/NAND flash technology compatible with high-k and metal gates for sub 45nm generations","author":"devos","year":"0","journal-title":"Proc IEEE Int Conf Integr Circuit Des Technol"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257159"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014027"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7506354\/07303918.pdf?arnumber=7303918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:57Z","timestamp":1641987957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7303918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8,1]]},"references-count":31,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2493535","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,8,1]]}}}