{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T15:45:30Z","timestamp":1773330330661,"version":"3.50.1"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"STARnet"},{"name":"Semiconductor Research Corporation program"},{"DOI":"10.13039\/100007245","name":"MARCO","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004812","name":"GRC program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004812","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,4,1]]},"DOI":"10.1109\/tc.2015.2506581","type":"journal-article","created":{"date-parts":[[2015,12,9]],"date-time":"2015-12-09T04:36:20Z","timestamp":1449635780000},"page":"1010-1024","source":"Crossref","is-referenced-by-count":28,"title":["Cache Design with Domain Wall Memory"],"prefix":"10.1109","volume":"65","author":[{"given":"Rangharajan","family":"Venkatesan","sequence":"first","affiliation":[]},{"given":"Vivek J.","family":"Kozhikkottu","sequence":"additional","affiliation":[]},{"given":"Mrigank","family":"Sharad","sequence":"additional","affiliation":[]},{"given":"Charles","family":"Augustine","sequence":"additional","affiliation":[]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429400"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993609"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"ref34","first-page":"93","article-title":"Exploring hybrid memory for GPU energy efficiency through software-hardware co-design","author":"wang","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.20"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2075920"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref13","first-page":"230","article-title":"Low current perpendicular domain wall motion cell for scalable high-speed MRAM","author":"fukami","year":"0","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.365"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1688","DOI":"10.1126\/science.1108813","article-title":"Magnetic domain-wall logic","volume":"309","author":"allwood","year":"2005","journal-title":"Science"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627643"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"ref19","article-title":"CACTI 6.0: A Tool to Model Large Caches","author":"muralimanohar","year":"2009"},{"key":"ref28","first-page":"1","article-title":"Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory","author":"hu","year":"0","journal-title":"Proc Design Autom Test Eur"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.4917057"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131604"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1880037.1880040"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2857"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2306958"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941493"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131575"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1197468"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.3.073004"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629268"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2066530"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2158294"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703416"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2210226"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1209\/epl\/i2003-10112-5"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522331"},{"key":"ref43","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7430016\/7349153.pdf?arnumber=7349153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:48:46Z","timestamp":1641988126000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7349153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,1]]},"references-count":48,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2506581","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,4,1]]}}}