{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:16Z","timestamp":1740131896900,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2015-EP-2650"],"award-info":[{"award-number":["2015-EP-2650"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,10,1]]},"DOI":"10.1109\/tc.2015.2512858","type":"journal-article","created":{"date-parts":[[2015,12,25]],"date-time":"2015-12-25T14:04:29Z","timestamp":1451052269000},"page":"3196-3202","source":"Crossref","is-referenced-by-count":3,"title":["An Embedded Memory-Centric Reconfigurable Hardware Accelerator for Security Applications"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5253-0113","authenticated-orcid":false,"given":"Christopher","family":"Babecki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenchao","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Somnath","family":"Paul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Karam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58108-1_24"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.17487\/rfc2144","article-title":"The CAST-128 encryption algorithm","author":"adams","year":"1997"},{"journal-title":"On the Design and Security of Block Ciphers","year":"1992","author":"lai","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.17487\/rfc1321"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.17487\/rfc3174","article-title":"US secure hash algorithm 1 (SHA1)","author":"eastlake","year":"2001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1982.0004"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"ref18","first-page":"14","article-title":"Penryn: 45-nm next generation Intel core™2 processor","author":"george","year":"0","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950419"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2165232"},{"article-title":"RaPiD-AES: Developing an encryption-specific FPGA architecture","year":"0","author":"eguro","key":"ref3"},{"article-title":"Intel Advanced Encryption Standard (AES) new instructions set","year":"2012","author":"gueron","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13858-4_5"},{"key":"ref8","first-page":"111","article-title":"Totem: Custom reconfigurable array generation","author":"compton","year":"0","journal-title":"Proc IEEE Symp Field-Programmable Custom Comput Mach"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.251"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref1","first-page":"753","article-title":"Security as a new dimension in embedded system design","author":"kocher","year":"0","journal-title":"Proc Des Autom Conf"},{"key":"ref9","article-title":"AES proposal: Rijndael","author":"daemen","year":"0","journal-title":"Proc 1st Advanced Encryption Standard Candidate Conf"},{"key":"ref20","first-page":"684","article-title":"CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7560676\/07366553.pdf?arnumber=7366553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:46Z","timestamp":1641987946000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7366553\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,1]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2512858","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,10,1]]}}}