{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:31:05Z","timestamp":1766136665144,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Basic Science Research Program"},{"DOI":"10.13039\/100007431","name":"NRF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007431","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT & Future Planning","doi-asserted-by":"publisher","award":["NRF-2014R1A2A1A05004316"],"award-info":[{"award-number":["NRF-2014R1A2A1A05004316"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SK hynix"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,10,1]]},"DOI":"10.1109\/tc.2015.2512863","type":"journal-article","created":{"date-parts":[[2015,12,28]],"date-time":"2015-12-28T14:02:29Z","timestamp":1451311349000},"page":"3027-3040","source":"Crossref","is-referenced-by-count":12,"title":["DRAM-Latency Optimization Inspired by Relationship between Row-Access Time and Refresh Timing"],"prefix":"10.1109","volume":"65","author":[{"given":"Wongyu","family":"Shin","sequence":"first","affiliation":[]},{"given":"Jungwhan","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Jaemin","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Jinwoong","family":"Suh","sequence":"additional","affiliation":[]},{"given":"Youngsuk","family":"Moon","sequence":"additional","affiliation":[]},{"given":"Yongkee","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","first-page":"213","article-title":"A performance comparison of DRAM memory system optimizations for SMT processors","author":"zhu","year":"0","journal-title":"Proc IEEE 11th Int Symp High-Perform Comput Archit"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485930"},{"journal-title":"DDR3 SDRAM Specification","year":"2010","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429399"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref17","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"0","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit"},{"key":"ref18","first-page":"60","article-title":"An experimental study of data retention behavior in modern DRAM devices: Implications for retention time profiling mechanisms","author":"liu","year":"0","journal-title":"Proc 40th Annu Int Symp Comput Archit"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2009.120"},{"year":"0","key":"ref28"},{"article-title":"Memory device and method having reduced-power self-refresh mode","year":"2013","author":"blodgett","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"year":"0","key":"ref3"},{"journal-title":"Memory Systems (Cache DRAM Disk)","year":"2008","author":"jacob","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750402"},{"key":"ref7","first-page":"1","article-title":"Exploiting expendable process-margins in DRAMs for run-time performance optimization","author":"chandrasekar","year":"0","journal-title":"Proc IEEE Des Autom Test Eur Conf Exhib"},{"year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.240"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278025"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665723"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7560676\/07366754.pdf?arnumber=7366754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:45:46Z","timestamp":1641987946000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7366754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,1]]},"references-count":31,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2015.2512863","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,10,1]]}}}