{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:18Z","timestamp":1740131898227,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1321131"],"award-info":[{"award-number":["CCF-1321131"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,10,1]]},"DOI":"10.1109\/tc.2016.2519884","type":"journal-article","created":{"date-parts":[[2016,1,20]],"date-time":"2016-01-20T20:59:19Z","timestamp":1453323559000},"page":"3122-3135","source":"Crossref","is-referenced-by-count":3,"title":["Providing Balanced Mapping for Multiple Applications in Many-Core Chip Multiprocessors"],"prefix":"10.1109","volume":"65","author":[{"given":"Di","family":"Zhu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lizhong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siyu","family":"Yue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy M.","family":"Pinkston","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800020109"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538763"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"ref30"},{"key":"ref37","first-page":"201","article-title":"DSENT—A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Netw Chip"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593221"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.18"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.25"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000112"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1016\/j.sysarc.2012.10.004","article-title":"A survey on application mapping strategies for network-on-chip design","volume":"59","author":"k","year":"2013","journal-title":"J Syst Archit"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391628"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370893"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555810"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref3","first-page":"25","article-title":"Scorpio: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering","author":"daya","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"9:1","DOI":"10.1145\/2390191.2390200","article-title":"Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs","volume":"18","author":"singh","year":"2013","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209299"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"ref9","first-page":"238:1","article-title":"Application mapping for express channel-based networks-on-chip","author":"zhu","year":"0","journal-title":"Proc IEEE\/ACM Des Autom Test Eur"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2013.06.005"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.10"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.75"},{"year":"0","key":"ref24","article-title":"First the tick, now the tock: Intel microarchitecture (Nehalem)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-011-0178-1"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/12\/7560676\/7387722-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7560676\/07387722.pdf?arnumber=7387722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:56:17Z","timestamp":1649444177000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7387722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,1]]},"references-count":37,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2519884","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,10,1]]}}}