{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:12:06Z","timestamp":1767183126196},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,10,1]]},"DOI":"10.1109\/tc.2016.2519916","type":"journal-article","created":{"date-parts":[[2016,1,20]],"date-time":"2016-01-20T20:59:19Z","timestamp":1453323559000},"page":"3136-3147","source":"Crossref","is-referenced-by-count":27,"title":["ShortPath: A Network-on-Chip Router with Fine-Grained Pipeline Bypassing"],"prefix":"10.1109","volume":"65","author":[{"given":"Anastasios","family":"Psarras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis","family":"Seitanidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref32","first-page":"187","article-title":"Design tradeoffs for tiled CMP on-chip networks","author":"balfour","year":"0","journal-title":"Proc 20th ACM Int Conf Supercomput"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.05.005"},{"key":"ref30","first-page":"486","article-title":"Total power optimization by simultaneous dual-vt allocation and device sizing in high performance microprocessors","author":"karnik","year":"0","journal-title":"Proc 39th Annu Des Autom Conf"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555312"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169049"},{"key":"ref34","first-page":"79","article-title":"A 2Tb\/s 6x4 Mesh Network with DVFS and 2.3Tb\/s\/W router in 45nm CMOS","author":"salihundam","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref10","author":"dimitrakopoulos","year":"2014","journal-title":"Microarchitecture of Network-on-Chip Routers A Designer's Perspective"},{"key":"ref11","first-page":"25","article-title":"Scorpio: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering","author":"daya","year":"0","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref15","article-title":"Efficient microarchitecture for network-on-chip routers","author":"becker","year":"2012"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398332"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008772"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647666"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0418"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.15"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95859"},{"key":"ref29","first-page":"390","article-title":"TS-Router: On maximizing the quality-of-allocation in the on-chip network","author":"chang","year":"0","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.59"},{"key":"ref22","author":"azimi","year":"2011","journal-title":"On-Chip Interconnect Trade-Offs for Tera-Scale Many-Core Processors"},{"key":"ref21","first-page":"62","article-title":"Flexible and adaptive on-chip interconnect for tera-scale architectures","volume":"13","author":"azimi","year":"2009","journal-title":"Intel Technol J"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.116"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771803"},{"key":"ref26","article-title":"Use of common data format to facilitate link width conversion in a router with flexible link widths","author":"jayasimha","year":"2011"},{"key":"ref25","article-title":"Zero-latency network on chip (NoC)","author":"lecler","year":"2011"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7560676\/07387703.pdf?arnumber=7387703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:56Z","timestamp":1642004456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7387703\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,1]]},"references-count":37,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2519916","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,10,1]]}}}