{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:18Z","timestamp":1740131898000,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-1116171","ECCS-1202225"],"award-info":[{"award-number":["CNS-1116171","ECCS-1202225"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61572045","61202072","61103028"],"award-info":[{"award-number":["61572045","61202072","61103028"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National High-tech R&D Program of China","award":["2013AA013201"],"award-info":[{"award-number":["2013AA013201"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,11,1]]},"DOI":"10.1109\/tc.2016.2529621","type":"journal-article","created":{"date-parts":[[2016,2,12]],"date-time":"2016-02-12T19:23:29Z","timestamp":1455305009000},"page":"3427-3440","source":"Crossref","is-referenced-by-count":9,"title":["Statistical Cache Bypassing for Non-Volatile Memory"],"prefix":"10.1109","volume":"65","author":[{"given":"Guangyu","family":"Sun","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0940-4709","authenticated-orcid":false,"given":"Chao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"ref33","first-page":"173","article-title":"Improving energy efficiency of wtire-asymmetric memories by log style write","author":"sun","year":"0","journal-title":"Proc ACM\/IEEE Int Symp Low Power Electron Des"},{"key":"ref32","first-page":"1507","article-title":"Modeling and design exploration of FBDRAM as on-chip memory","author":"sun","year":"0","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/12.811113"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006213"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333706"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"ref40","first-page":"134","article-title":"Compiler managed micro-cache bypassing for high performance EPIC processors","author":"wu","year":"0","journal-title":"Proc 35th Ann IEEE\/ACM Int Symp Microarch"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"35105","DOI":"10.1103\/PhysRevB.77.035105","article-title":"Nonpolar resistance switching of metal\/binary-transition-metal oxides\/metal sandwiches: Homogeneous\/inhomogeneous transition of current distribution","volume":"77","author":"h","year":"2008","journal-title":"Phys Rev B"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.817393"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264213"},{"key":"ref16","first-page":"136","article-title":"Energy- and endurance-aware design of phase change memory caches","author":"joo","year":"0","journal-title":"Proc Eur Des Autom Assoc"},{"key":"ref17","article-title":"The Intel random number generator","author":"jun","year":"1999","journal-title":"Cryptography Research Inc White Paper"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277941"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1996.537156"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.81"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1989.47168"},{"key":"ref8","first-page":"81","article-title":"Bypass and insertion algorithms for exclusive last-level caches","author":"gaur","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/11859802_6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"ref9","first-page":"338","article-title":"A data cache with multiple caching strategies tuned to different types of locality","author":"gonz\u00e1lez","year":"0","journal-title":"Proc 9th Int Conf Supercomput"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061271"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796680"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2005.1541405"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1063\/1.4810000"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106012"},{"key":"ref41","first-page":"1","article-title":"Design implications of memresistor-based RRAM cross-point structures","author":"xu","year":"0","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref23","first-page":"841","article-title":"An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit\/architecture perspective","author":"li","year":"0","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"380","DOI":"10.1145\/2366231.2337203","article-title":"Preset: Improving performance of phase change memories by exploiting asymmetry in write times","volume":"40","author":"qureshi","year":"0","journal-title":"Proc 39th Annu Int Symp Comput Archit"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7585044\/07406736.pdf?arnumber=7406736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:33Z","timestamp":1642003893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7406736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,1]]},"references-count":43,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2529621","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,11,1]]}}}