{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T05:54:20Z","timestamp":1791352460630,"version":"4.3.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,11,1]]},"DOI":"10.1109\/tc.2016.2532871","type":"journal-article","created":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T19:22:35Z","timestamp":1456860155000},"page":"3265-3279","source":"Crossref","is-referenced-by-count":54,"title":["A Resilient Routing Algorithm with Formal Reliability Analysis for Partially Connected 3D-NoCs"],"prefix":"10.1109","volume":"65","author":[{"given":"Ronak","family":"Salamat","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Misagh","family":"Khayambashi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masoumeh","family":"Ebrahimi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2002.804492"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558407"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.239"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714243"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770726"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"Splash: Stanford parallel applications for shared-memory","volume":"20","author":"p","year":"1992","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref34","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-013-0362-9"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2015.91"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7618-5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2007.79"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.13"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193840"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.13"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.09.031"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.255"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.325"},{"key":"ref3","author":"garrou","year":"2011","journal-title":"Handbook of 3D Integration Volume 1-Technology and Applications of 3D Integrated Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.7332070"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071456"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558418"},{"key":"ref9","article-title":"International technology roadmap for semiconductors 2005 edition","volume":"96","author":"watanabe","year":"2006","journal-title":"Phys Rev Lett"},{"key":"ref1","first-page":"14","article-title":"Dmesh: A diagonally-linked mesh network-on-chip architecture","author":"hu","year":"2008","journal-title":"Network-on- Chip Architectures"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2188400"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2700236"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2189212"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176490"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2012.24"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.32"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2013.80"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7585044\/07422737.pdf?arnumber=7422737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:33Z","timestamp":1642003893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7422737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,1]]},"references-count":39,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2532871","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,11,1]]}}}