{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:38:13Z","timestamp":1761896293130,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004807","name":"German Research Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004807","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Transregional Collaborative Research Centre"},{"name":"Invasive Computing","award":["SFB\/TR 89"],"award-info":[{"award-number":["SFB\/TR 89"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,11,1]]},"DOI":"10.1109\/tc.2016.2540631","type":"journal-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T19:29:16Z","timestamp":1457638156000},"page":"3398-3412","source":"Crossref","is-referenced-by-count":8,"title":["Scalable Power Management for On-Chip Systems with Malleable Applications"],"prefix":"10.1109","volume":"65","author":[{"given":"Muhammad","family":"Shafique","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anton","family":"Ivanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Vogel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164944"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105394"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039392"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630147"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71035-6_5"},{"journal-title":"Intel Threading Building Blocks","year":"2007","author":"reinders","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164944"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1065887.1065891"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749737"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.15"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"995","DOI":"10.1109\/TMC.2007.70767","article-title":"Chameleon: Application-level power management","volume":"7","author":"liu","year":"2008","journal-title":"IEEE Trans Mobile Comput"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"key":"ref27","first-page":"1","article-title":"Multi-application multistep mapping method for many-core network-on-chips","author":"yang","year":"0","journal-title":"NorChip"},{"year":"2013","key":"ref3","article-title":"Tesla processor family"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref29","first-page":"1547","article-title":"State-retentive power gating of register files in multi-core processors featuring multithreaded in-order cores","author":"roy","year":"2010","journal-title":"IEEE Trans Comput"},{"key":"ref5","first-page":"51","article-title":"Self-adaptive hybrid dynamic power management scheme for many-core systems","author":"shafique","year":"0","journal-title":"Proc IEEE Des Autom Test Eur Conf Exhib"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555794"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454141"},{"year":"2013","key":"ref2","article-title":"Tile-GX processor family"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859902"},{"year":"2011","key":"ref1","article-title":"System drivers"},{"article-title":"Benchmarking modern multiprocessors","year":"2011","author":"bienia","key":"ref20"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1?","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref21","first-page":"14","article-title":"PENRYN: 45-nm next generation Intel Core 2 Processor","year":"0","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.904101"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228516"},{"journal-title":"PID Control New Identification and Design Methods","year":"2005","author":"johnson","key":"ref25"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7585044\/07430334.pdf?arnumber=7430334","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:33Z","timestamp":1642003893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7430334\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,1]]},"references-count":31,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2540631","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2016,11,1]]}}}