{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T06:53:34Z","timestamp":1774594414589,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA-PERFECT","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"CNS","doi-asserted-by":"publisher","award":["18183"],"award-info":[{"award-number":["18183"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ARM"},{"DOI":"10.13039\/100000015","name":"DOE","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2016,12,1]]},"DOI":"10.1109\/tc.2016.2550455","type":"journal-article","created":{"date-parts":[[2016,4,5]],"date-time":"2016-04-05T20:05:15Z","timestamp":1459886715000},"page":"3766-3779","source":"Crossref","is-referenced-by-count":12,"title":["Using Low Cost Erasure and Error Correction Schemes to Improve Reliability of Commodity DRAM Systems"],"prefix":"10.1109","volume":"65","author":[{"given":"Hsing-Min","family":"Chen","sequence":"first","affiliation":[]},{"given":"Supreet","family":"Jeloka","sequence":"additional","affiliation":[]},{"given":"Akhil","family":"Arunkumar","sequence":"additional","affiliation":[]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"Carole-Jean","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"2011"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The Gem5 Simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818961"},{"key":"ref37","author":"berlekamp","year":"1968","journal-title":"Algebraic Coding Theory"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref34","first-page":"318","article-title":"Using Si'mPoint for accurate and efficient simulation","author":"perelman","year":"0","journal-title":"Proc ACM Int Conf Meas Model Comput Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503243"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.21"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.89"},{"key":"ref13","article-title":"Intel Xeon Processor E7 Family: Reliability, Availability and Serviceability: Advanced data integrity and resiliency support for mission-critical deployment","year":"2011"},{"key":"ref14","article-title":"Reliability, Availability, and Serviceability. Features of the IBM eX5 Portfolio","year":"2012"},{"key":"ref15","article-title":"AMD64 architecture programmer's manual revision 3.17","year":"2011"},{"key":"ref16","year":"0","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref17","article-title":"DDR3 SDRAM Standard, JESD79-3F","year":"2012"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2150989"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009476"},{"key":"ref4","article-title":"A white paper on the benefits of Chipkill-Corret ECC for PC server main memory","author":"dell","year":"0","journal-title":"IBM Microelectronics"},{"key":"ref27","article-title":"Memory for Dell Poweredge $12\\mathrm{th}$ Generation Servers","year":"2012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"ref6","author":"rao","year":"1989","journal-title":"Error-control coding for computer systems"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref5","article-title":"Chipkill correct memory architecture","author":"locklear","year":"2000","journal-title":"Dell Enterprise System Group"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.103"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1996.534607"},{"key":"ref2","first-page":"1","article-title":"A field study of DRAM errors","author":"sridharan","year":"0","journal-title":"Proc Int Conf High Perform Comput Netw Storage Anal"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337192"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063445"},{"key":"ref20","article-title":"Extra Bits on SRAM and DRAM Errors - More data from the field","author":"debardeleben","year":"0","journal-title":"Proc Silicon Errors in Logic - System Effects (SELSE-10)"},{"key":"ref22","article-title":"HP: How memory RAS technologies can enhance the uptime of HP Proliant servers","year":"2013"},{"key":"ref21","author":"lin","year":"2004","journal-title":"Error Control Coding"},{"key":"ref24","article-title":"T2 core microarchitecture specification","year":"2007"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"307","DOI":"10.1147\/rd.523.0307","article-title":"System RAS implications of DRAM soft errors","volume":"52","author":"j","year":"2008","journal-title":"IBM J Res Develop"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref25","first-page":"270","article-title":"Adaptive Reliability Chipkill Correct (ARCC)","author":"jian","year":"0","journal-title":"Proc IEEE Int Symp High Perform Comput Archit"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/12\/7605562\/7447716-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7605562\/07447716.pdf?arnumber=7447716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:56:04Z","timestamp":1649444164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7447716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,1]]},"references-count":37,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2016.2550455","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2016,12,1]]}}}